

2009 Asia and South Pacific Design Automation Conference

(ASP-DAC 2009)

**Yokohama, Japan
19-22 January 2009**

Pages 1-422



**IEEE Catalog Number: CFP09ASP-PRT
ISBN: 978-1-4244-2748-2**

TABLE OF CONTENTS

SESSION 1A ON-CHIP COMMUNICATION ARCHITECTURES

Adaptive Inter-router Links for Low-Power, Area-Efficient and Reliable Network-on-Chip (NoC) Architectures	1
<i>Avinash Karanth Kodi, Ashwini Sarathy, Ahmed Louri, Janet Wang</i>	
Analysis of Communication Delay Bounds for Network on Chips	7
<i>Yue Qian, Zhonghai Lu, Wenhua Dou</i>	
Frequent Value Compression in Packet-based NoC Architectures	13
<i>Ping Zhou , Bo Zhao, YuDu , YiXu, Youtao Zhang, Jun Yang, Li Zhao</i>	
Simultaneous Data Transfer Routing and Scheduling for Interconnect Minimization in Multicycle Communication Architecture	19
<i>Yu-Ju Hong, Ya-Shih Huang, Juinn-Dar Huang</i>	
Dynamically Reconfigurable On-Chip Communication Architectures for Multi Use- Case Chip Multiprocessor Applications	25
<i>Sudeep Pasricha, Nikil Dutt, Fadi J. Kurdahi</i>	

SESSION 1B DEALING WITH THERMAL ISSUES

Stochastic Thermal Simulation Considering Spatial Correlated Within-Die Process Variations	31
<i>Pei-Yu Huang, Jia-Hong Wu, Yu-Min Lee</i>	
A Control Theory Approach for Thermal Balancing of MPSoC	37
<i>Francesco Zanini, David Atienza, Giovanni De Micheli</i>	
Thermal Optimization in Multi-Granularity Multi-Core Floorplanning	43
<i>Michael B. Healy, Hsien-Hsin S. Lee, Gabriel H. Loh, Sung Kyu Lim</i>	
Temperature-Aware Dynamic Frequency and Voltage Scaling for Reliability and Yield Enhancement	49
<i>Yu-Wei Yang, Katherine Shu-Min Li</i>	
A Multiple Supply Voltage Based Power Reduction Method in 3-D ICs Considering Process Variations and Thermal Effects	55
<i>Shih-An Yu, Pei-Yu Huang, Yu-Min Lee</i>	

SESSION 1C ADVANCES IN BEHAVIORAL SYNTHESIS

FastYield: Variation-Aware, Layout-Driven Simultaneous Binding and Module Selection for Performance Yield Optimization	61
<i>Gregory Lucas, Scott Cromar, Deming Chen</i>	
CriAS: A Performance-Driven Criticality-Aware Synthesis Flow for On-Chip Multicycle Communication Architecture	67
<i>Chia-I Chen, Juinn-Dar Huang</i>	
Tolerating Process Variations in High-Level Synthesis Using Transparent Latches	73
<i>Yibo Chen, Yuan Xie</i>	

Variation-Aware Resource Sharing and Binding in Behavioral Synthesis	79
<i>Feng Wang, Yuan Xie, Andres Takach</i>	

Peak Temperature Control in Thermal-aware Behavioral Synthesis through Allocating the Number of Resources	85
<i>Junbo Yu, Qiang Zhou, Jinian Bian</i>	

SESSION 1D UNIVERSITY LSI DESIGN CONTEST

A Wireless Real-Time On-Chip Bus Trace System	91
<i>Shusuke Kawai, Takayuki Ikari, Yutaka Takikawa, Hiroki Ishikuro, Tadahiro Kuroda</i>	

CKVdd: A Self-Stabilization Ramp-Vdd Technique for Dynamic Power Reduction	93
<i>Chin-Hsien Wang, Ching-Hwa Cheng</i>	

A 300 nW, 7 ppm/ C CMOS Voltage Reference Circuit based on Subthreshold MOSFETs	95
<i>Ken Ueno, Tetsuya Hirose, Tetsuya Asai, Yoshihito Amemiya</i>	

A 100Mbps, 0.19mW Asynchronous Threshold Detector with DC Power-Free Pulse Discrimination for Impulse UWB Receiver	97
<i>Lechang Liu, Yoshio Miyamoto, Zhiwei Zhou, Kosuke Sakaida, Jisun Ryu, Koichi Ishida, Makoto Takamiya, Takayasu Sakurai</i>	

Low-Power CMOS Transceiver Circuits for 60GHz Band Millimeter-wave Impulse Radio	99
<i>Ahmet Oncu, Minoru Fujishima</i>	

An Inductor-less MPPT Design for Light Energy Harvesting Systems	101
<i>Hui Shao, Chi-Ying Tsui, Wing-Hung Ki</i>	

A 1 GHz CMOS Comparator with Dynamic Offset Control Technique	103
<i>Xiaolei Zhu, Sanroku Tsukamoto, Tadahiro Kuroda</i>	

Circuit Design Using Stripe-Shaped PMELA TFTs on Glass	105
<i>Keita Ikai, Jinmyoung Kim, Makoto Ikeda, Kunihiro Asada</i>	

Low Energy Level Converter Design for Sub-Vth Logics	107
<i>Hui Shao, Chi-Ying Tsui</i>	

A Time-to-Digital Converter with Small Circuitry	109
<i>Kazuya Shimizu, Masato Kaneta, HaiJun Lin, Haruo Kobayashi, Nobukazu Takai, Masao Hotta</i>	

A VDD Independent Temperature Sensor Circuit with Scaled CMOS Process	111
<i>H. Oshiyama, T. Matsuda, K. Suzuki, H. Iwata, T. Ohzone</i>	

A Current-mode DC-DC Converter using a Quadratic Slope Compensation Scheme	113
<i>Chihiro Kawabata, Yasuhiro Sugimoto</i>	

Ultra Low-Power ANSI S1.11 Filter Bank for Digital Hearing Aids	115
<i>Yu-Ting Kuo, Tay-Jyi Lin, Yueh-Tai Li, Chou-Kun Lin, Chih-Wei Liu</i>	

An 11,424 Gate-count Dynamic Optically Reconfigurable Gate Array with a Photodiode Memory Architecture	117
<i>Daisaku Seto, Minoru Watanabe</i>	

A Low-Power FPGA Based on Autonomous Fine-Grain Power-Gating	119
<i>Shota Ishihara, Masanori Hariyama, Michitaka Kameyama</i>	

A 52-mW 8.29mm² 19-mode LDPC Decoder Chip for Mobile WiMAX Applications	121
<i>Xin-Yu Shih, Cheng-Zhou Zhan, Cheng-Hung Lin, An-Yeu (Andy) Wu</i>	

A Full-Synthesizable High-Precision Built-In Delay Time Measurement Circuit	123
<i>Ming-Chien Tsai, Ching-Hwa Cheng</i>	

A Dynamic Quality-Scalable H.264 Video Encoder Chip	125
<i>Hsiu-Cheng Chang, Yao-Chang Yang, Jia-Wei Chen, Ching-Lung Su, Cheng-An Chien, Jiun-In Guo, Jinn-Shyan Wang</i>	
A High Performance LDPC Decoder for IEEE802.11n Standard	127
<i>Wen Ji†, Yuta Abe, Takeshi Ikenaga, Satoshi Goto</i>	
Design and Chip Implementation of the Ubiquitous Processor HCgorilla	129
<i>Masa-aki Fukase, Kazunori Noda, Atsuko Yokoyama, Tomoaki Sato</i>	
An 8.69 Mvertices/s 278 Mpixels/s Tile-based 3D Graphics SoC HW/SW Development for Consumer Electronics	131
<i>Liang-Bi Chen, Ruei-Ting Gu, Wei-Sheng Huang, Chien-Chou Wang, Wen-Chi Shiue, Tsung-Yu Ho, Yun-Nan Chang, Shen-Fu Hsiao, Chung-Nan Lee, Ing-Jer Huang</i>	
A Multi-task-oriented Security Processing Architecture with Powerful Extensibility	133
<i>Dan Cao, Jun Han, Xiao-yang Zeng, Shi-ting Lu</i>	
A Delay-Optimized Universal FPGA Routing Architecture	135
<i>WU Fang, ZHANG Huowen, DUAN Lei, LAI Jinmei, WANG Yuan, TONG Jiarong</i>	

SESSION 2A MPSoC AND IP INTEGRATION

Timing Variation-Aware Task Scheduling and Binding for MPSoC	137
<i>HaNeul Chon, Taewhan Kim</i>	
Flexible and Abstract Communication and Interconnect Modeling for MPSoC	143
<i>Katalin Popovici, Ahmed Jerraya</i>	
Partial Order Method for Timed Simulation of System-Level MPSoC Designs	149
<i>Eric Cheung, Harry Hsieh, Felice Balarin</i>	
A UML-Based Approach for Heterogeneous IP Integration	155
<i>Sun Zhenxin, Wong Weng-Fai</i>	

SESSION 2B POWER ANALYSIS AND OPTIMIZATION

Statistical Modeling and Analysis of Chip-Level Leakage Power by Spectral Stochastic Method	161
<i>Ruijing Shen, Ning Mi, Sheldon X.-D. Tan, Yici Cai, Xianlong Hong</i>	
On the Futility of Statistical Power Optimization	167
<i>Jason Cong, Puneet Gupta, John Lee</i>	
Timing Driven Power Gating in High-Level Synthesis	173
<i>Shih-Hsu Huang, Chun-Hua Cheng</i>	
Congestion-Aware Power Grid Optimization for 3D Circuits Using MIM and CMOS Decoupling Capacitors	179
<i>Pingqiang Zhou, Karthikk Sridharan, Sachin S. Sapatmekar</i>	
Incremental and On-demand Random Walk for Iterative Power Distribution Network Analysis	185
<i>Yiyu Shi, Wei Yao, Jinjun Xiong, Lei He</i>	

SESSION 2C LOGIC AND ARITHMETIC OPTIMIZATION

SAT-Controlled Redundancy Addition and Removal -A Novel Circuit Restructuring Technique	191
<i>Chi-An Wu, Ting-Hao Lin, Shao-Lun Huang, Chung-Yang (Ric) Huang</i>	

On Improved Scheme for Digital Circuit Rewiring and Application on Further Improving FPGA Technology Mapping	197
<i>F. S. Chim, T. K. Lam, Y. L. Wu</i>	

Hybrid LZA: A Near Optimal Implementation of the Leading Zero Anticipator	203
<i>Amit Verma, Ajay K. Verma, Philip Brisk, Paolo Ienne</i>	

An Optimized Design for Serial-Parallel Finite Field Multiplication over GF(2^m) Based on All-One Polynomials	210
<i>P. K. Meher, Yajun Ha, Chiou-Yng Lee</i>	

SESSION 2D SPECIAL SESSION: EDA ACCELERATION USING NEW ARCHITECTURES

Aspects of GPU for General Purpose High Performance Computing	216
<i>Reiji Suda, Takayuki Aoki, Shoichi Hirasawa, Akira Nukada, Hiroki Honda, Satoshi Matsuoka</i>	

Designing and Optimizing Compute Kernels on NVIDIA GPUs	224
<i>Damir A. Jamsek</i>	

Parallelizing Fundamental Algorithms such as Sorting on Multi-core Processors for EDA Acceleration	230
<i>Masato Edahiro</i>	

SESSION 3A SYSTEM-LEVEL DESIGN OF 3D CHIPS AND CONFIGURABLE SYSTEMS

System-Level Cost Analysis and Design Exploration for Three-Dimensional Integrated Circuits (3D ICs)	234
<i>Xiangyu Dong, Yuan Xie</i>	

Synthesis of Networks on Chips for 3D Systems on Chips	242
<i>Srinivasan Murali, Ciprian Seiculescu, Luca Benini, Giovanni De Micheli</i>	

An Application-centered Design Flow for Self Reconfigurable Systems Implementation	248
<i>Fabio Cancare, Marco D. Santambrogio, Donatella Sciuto</i>	

System-level Process Variability Compensation on Memory Organizations. on the Scalability of Multi-mode Memories	254
<i>Concepcion Sanz, Manuel Prieto, Antonis Papanikolaou, Francky Catthoor, Jose Ignacio Gomez</i>	

SESSION 3B ADVANCES IN TIMING ANALYSIS AND MODELING

Accelerating Statistical Static Timing Analysis Using Graphics Processing Units	260
<i>Kanupriya Gulati, Sunil P. Khatri</i>	

Trade-off Analysis between Timing Error Rate and Power Dissipation for Adaptive Speed Control with Timing Error Prediction	266
<i>Hiroshi Fuketa, Masanori Hashimoto, Yukio Mitsuyama, Takao Onoye</i>	

Statistical Analysis of On-Chip Power Grid Networks by Variational Extended Truncated Balanced Realization Method	272
<i>Duo Li, Sheldon X .D. Tan, Gengsheng Chend, Xuan Zeng</i>	

Bound-Based Identification of Timing-Violating Paths Under Variability	278
<i>Lin Xie, Azadeh Davoodi</i>	

Adaptive Techniques for Overcoming Performance Degradation due to Aging in Digital Circuits	284
<i>Sanjay V. Kumar, Chris H. Kim, Sachin S. Sapatnekar</i>	

SESSION 3D SPECIAL SESSION: HARDWARE DEPENDENT SOFTWARE FOR MULTI-AND MANY-CORE EMBEDDED SYSTEMS

Introduction to Hardware-dependent Software Design Hardware-dependent Software for Multi- and Many-Core Embedded Systems	290
<i>Rainer Domer, Andreas Gerstlauer, Wolfgang Muller</i>	

Using a Dataflow abstracted Virtual Prototype for HdS-Design	293
<i>Wolfgang Ecker, Stefan Heinen, Michael Velten</i>	

Needs and Trends in Embedded Software Development for Consumer Electronics	301
<i>Yasutaka Tsunakawa</i>	

Hardware-dependent Software Synthesis for Many-Core Embedded Systems	304
<i>Samar Abdi, Gunar Schirmer, Ines Viskic, Hansu Cho, Yonghyun Hwang, Lochi Yu, Daniel Gajski</i>	

SESSION 4A SYSTEM LEVEL ARCHITECTURES

Computation and Data Transfer Co-Scheduling for Interconnection Bus Minimization	311
<i>Cathy Qun Xu, Chun Jason Xue, Bessie C. Hu, Edwin H.M. Sha</i>	

Prototyping Pipelined Applications on a Heterogeneous FPGA Multiprocessor Virtual Platform	317
<i>Antonino Tumeo, Marco Branca, Lorenzo Camerini, Marco Ceriani, Matteo Monchiero, Gianluca Palermo, Fabrizio Ferrandi, Donatella Sciuto</i>	

Variability-Aware Robust Design Space Exploration of Chip Multiprocessor Architectures	323
<i>Gianluca Palermo, Cristina Silvano, Vittorio Zaccaria</i>	

Partial Conflict-Relieving Programmable Address Shuffler for Parallel Memories in Multi-Core Processor	329
<i>Young-Su Kwon, Bon-Tae Koo, Nak-Woong Eum</i>	

HitME: Low Power Hit MEMORY Buffer for Embedded Systems	335
<i>Andhi Janapsatya, Sri Parameswaran, Aleksandar Ignjatovic</i>	

SESSION 4B BEYOND TRADITIONAL FLOORPLANNING AND PLACEMENT

Signal Skew Aware Floorplanning and Bumper Signal Assignment Technique For Flip-Chip	341
<i>Cheng-Yu Wang, Wai-Kei Mak</i>	

A Novel Thermal Optimization Flow Using Incremental Floorplanning for 3D ICs	347
<i>Xin Li, Yuchun Ma, Xianlong Hong</i>	

Analog Placement with Common Centroid and 1-D Symmetry Constraints	353
<i>Linfu Xiao, Evangeline F.Y. Young</i>	

A Multilevel Analytical Placement for 3D ICs	361
<i>Jason Cong, Guojie Luo</i>	

Exploring Adjacency in Floorplanning	367
<i>Jia Wang, Hai Zhou</i>	

SESSION 4C SIGNAL/POWER INTEGRITY AND SIMULATION

Stochastic Current Prediction Enabled Frequency Actuator for Runtime Resonance Noise Reduction	373
<i>Yiyu Shi, Jinjun Xiong, Howard Chen, Lei He</i>	
Fast Analysis of Nontree-Clock Network Considering Environmental Uncertainty by Parameterized and Incremental Macromodeling.....	379
<i>Hai Wang, Hao Yu, Sheldon X.-D. Tan</i>	
High Performance On-Chip Differential Signaling Using Passive Compensation for Global Communication	385
<i>Ling Zhang, Yulei Zhang, Akira Tsuchiya, Masanori Hashimoto, Ernest S. Kuh, Chung-Kuan Cheng</i>	
Noise Minimization During Power-Up Stage for a Multi-Domain Power Network	391
<i>Wanping Zhang, Yi Zhu, Wenjian Yu, Amirali Shayan, Renshen Wang, Zhi Zhu, Chung-Kuan Cheng</i>	
Parallel Transistor Level Circuit Simulation using Domain Decomposition Methods	397
<i>He Peng, Chung-Kuan Cheng</i>	
Fast Circuit Simulation on Graphics Processing Units.....	403
<i>Kanupriya Gulati, John F. Croix, Sunil P. Khatri, Rahm Shastry</i>	

SESSION 4D SPECIAL SESSION: CHALLENGES IN 3D INTEGRATED CIRCUIT DESIGN

Three-Dimensional Integration Technology and Integrated Systems	409
<i>Mitsumasa Koyanagi, Takafumi Fukushima, Tetsu Tanaka</i>	
A 3D Prototyping Chip based on a wafer-level Stacking Technology	416
<i>Nobuaki Miyakawa</i>	
CAD Challenges for 3D ICs.....	421
<i>David Kung, Ruchir Puri</i>	
Addressing Thermal and Power Delivery Bottlenecks in 3D Circuits.....	423
<i>Sachin S. Sapatnekar</i>	
The Road to 3D EDA Tool Readiness.....	429
<i>Charles Chiang, Subarna Sinha</i>	

SESSION 5A ENERGY-AWARE SYSTEM LEVEL DESIGN METHODOLOGY

System-Level Exploration Tool for Energy-AwareMemory Management in the Design of Multidimensional Signal Processing Systems	437
<i>Florin Balasa, Ilie I. Luican, Hongwei Zhu, Doru V. Nasui</i>	
Systematic Architecture Exploration based on Optimistic Cycle Estimation for Low Energy Embedded Processors.....	443
<i>Ittetsu Taniguchi, Murali Jayapala, Praveen Raghavan, Francky Catthoor, Keishi Sakanushi, Yoshinori Takeuchi, Masaharu Imai</i>	
A Framework for Estimating NBTI Degradation of Microarchitectural Components	449
<i>Michael DeBole, K. Ramakrishnan, Varsha Balakrishnan, Wenping Wang, Hong Luo, Yu Wang, Yuan Xie, Yu Cao, N. Vijaykrishnan</i>	

SESSION 5B DESIGN FOR MANUFACTURING AND RELIABILITY

Efficient Analytical Determination of the SEU-induced Pulse Shape	455
<i>Rajesh Garg, Sunil P. Khatri</i>	
Post-Routing Redundant Via Insertion with Wire Spreading Capability.....	462
<i>Cheok-Kei Lei, Po-Yi Chiang, Yu-Min Lee</i>	
Accounting for Non-linear Dependence Using Function Driven Component Analysis.....	468
<i>Lerong Cheng, Puneet Gupta, Lei He</i>	
Risk Aversion Min-Period Retiming Under Process Variations	474
<i>Jia Wang, Hai Zhou</i>	
Timing Analysis and Optimization Implications of Bimodal CD Distribution in Double Patterning Lithography	480
<i>Kwangok Jeong, Andrew B. Kahng</i>	
Scheduled Voltage Scaling for Increasing Lifetime in the Presence of NBTI.....	486
<i>Lide Zhang, Robert P. Dick</i>	

SESSION 5C ANALOG, RF AND MIXED- SIGNAL CAD

Efficiently Finding the ‘Best’ Solution with Multi-Objectives from Multiple Topologies in Topology Library of Analog Circuit.....	492
<i>Yu Liu, Masato Yoshioka, Katsumi Homma, Toshiyuki Shibuya</i>	
Automated Design and Optimization of Circuits in Emerging Technologies	498
<i>Rajesh A. Thakker, Chaitanya Sathe, Angada B. Sachid, Maryam Shojaei Baghini, V. Ramgopal Rao, Mahesh B. Patil</i>	
An Automated Design Approach for CMOS LDO Regulators	504
<i>Samiran DasGupta, Pradip Mandal</i>	
A SCORE Macromodel for PLL Designs to Analyze Supply Noise Interaction Issues at Behavioral Level.....	510
<i>Chin-Cheng Kuo, Pei-Syun Lin, Chien-Nan Jimmy Liu</i>	
Gen-Adler: The Generalized Adler’s Equation for Injection Locking Analysis in Oscillators	516
<i>Prateek Bhansali, Jaijeet Roychowdhury</i>	

SESSION 5D DESIGNERS’ FORUM: CONSUMER SoC

Development of Full-HD Multi-standard Video CODEC IP Based on Heterogeneous Multiprocessor Architecture	522
<i>Hiroaki Nakata, Koji Hosogi, Masakazu Ehama, Takafumi Yuasa, Toru Fujihira, Kenichi Iwata, Motoki Kimura, Fumitaka Izuhara, Seiji Mochizuki, Masaki Nobori</i>	
A 65nm Dual-mode Baseband and Multimedia Application Processor SoC with Advanced Power and Memory Management.....	529
<i>Tatsuya Kamei, Tetsuhiro Yamada, Takao Koike, Masayuki Ito, Takahiro Irita, Kenichi Nitta, Toshihiro Hattori, Shinichi Yoshioka</i>	
UniPhier: Series Development and SoC Management.....	534
<i>Yoshito NISHIMICHI, Nobuo HIGAKI, Masataka OSAKA, Seiji HORII, Hisato YOSHIDA</i>	

SESSION 6A SYSTEM LEVEL SIMULATION AND MODELING

Automatic Instrumentation of Embedded Software for High Level Hardware/Software Co-Simulation	540
<i>Aimen Bouchhima, Patrice Gerin, Frederic Petrot</i>	
Fast and Accurate Performance Simulation of Embedded Software for MPSoC.....	546
<i>Eric Cheung, Harry Hsieh, Felice Balarin</i>	
Automatic Generation of Cycle Accurate and Cycle Count Accurate Transaction Level Bus Models from a Formal Model	552
<i>Chen Kang Lo, Ren Song Tsay</i>	
A Combined Analytical and Simulation-Based Model for Performance Evaluation of a Reconfigurable Instruction Set Processor	558
<i>Farhad Mehdipour, Hamid Noori, Bahman Javadi, Hiroaki Honda, Koji Inoue, Kazuaki Murakami</i>	

SESSION 6B CHIP AND PACKAGE ROUTING TECHNIQUES

Efficient Simulated Evolution Based Rerouting and Congestion-Relaxed Layer Assignment on 3-D Global Routing	564
<i>Ke-Ren Dai, Wen-Hao Liu, Yih-Lang Li</i>	
FastRoute 4.0: Global Router with Efficient Via Minimization.....	570
<i>Yue Xu, Yanheng Zhang, Chris Chu</i>	
High-Performance Global Routing with Fast Overflow Reduction.....	576
<i>Huang-Yu Chen, Chin-Hsiung Hsu, Yao-Wen Chang</i>	
IO Connection Assignment and RDL Routing for Flip-Chip Designs.....	582
<i>Jin-Tai Yan, Zhi-Wei Chen</i>	
On Using SAT to Ordered Escape Problems	588
<i>Lijuan Luo, Martin D.F. Wong</i>	
A Fast Longer Path Algorithm for Routing Grid with Obstacles using Biconnectivity based Length Upper Bound	594
<i>Yukihide Kohira, Suguru Suehiro, Atsushi Takahashi</i>	

SESSION 7A COMPILATION TECHNIQUES FOR EMBEDDED SYSTEMS

Thermal-aware Post Compilation for VLIW Architectures	600
<i>Wen-Wen Hsieh, TingTing Hwang</i>	
A Software Solution for Dynamic Stack Management on Scratch Pad Memory	606
<i>Arun Kannan, Aviral Shrivastava, Amit Pabalkar, Jong-eun Lee</i>	
Compiler-Managed Register File Protection for Energy-Efficient Soft Error Reduction.....	612
<i>Jongeun Lee, Aviral Shrivastava</i>	
Code Decomposition and Recomposition for Enhancing Embedded Software Performance	618
<i>Youngchul Cho, Kiyoung Choi</i>	

SESSION 7B SEQUENTIAL DESIGN VERIFICATION

Dependent Latch Identification in the Reachable State Space.....	624
<i>Chen-Hsuan Lin, Chun-Yao Wang</i>	

Complete-k-Distinguishability for Retiming and Resynthesis Equivalence Checking Without Restricting Synthesis	630
<i>Nikolaos Liveris, Hai Zhou, Prithviraj Banerjee</i>	
Multi-Clock SVA Synthesis without Re-writing	636
<i>Jiang Long, Andrew Seawright, Paparao Kavalipati</i>	
Automatic Formal Verification of Clock Domain Crossing Signals	642
<i>Bing Li, Chris Ka-Kei Kwok</i>	

SESSION 7C SCAN TEST GENERATION

Fast False Path Identification Based on Functional Unsensitizability Using RTL Information	648
<i>Yuki Yoshikawa, Satoshi Ohtake, Tomoo Inoue, Hideo Fujiwara</i>	
Conflict Driven Scan Chain Configuration for High Transition Fault Coverage and Low Test Power	654
<i>Zhen Chen, Boxue Yin, Dong Xiang</i>	
Dynamic Test Compaction for a Random Test Generation Procedure with Input Cube Avoidance	660
<i>Irith Pomeranz, Sudhakar M. Reddy</i>	
Detectability of Internal Bridging Faults in Scan Chains	666
<i>F. Yang, S. Chakravarty, N. Devta-Prasanna, S.M. Reddy, I. Pomeranz</i>	
Fault Modeling and Testing of Retention Flip-Flops in Low Power Designs	672
<i>Bing-Chuan Bai, Augusli Kifli, Chien-Mo Li, Kun-Cheng Wu</i>	

SESSION 7D DESIGNERS' FORUM: ANALOG/RF CIRCUIT DESIGNS

Design Methods for Pipeline & Delta-Sigma A-to-D Converters with Convex Optimization	678
<i>Kazuo Matsukawa, Takashi Morie, Yusuke Tokunaga, Shiro Sakiyama, Yosuke Mitani, Masao Takayama, Takuji Miki, Akinori Matsumoto, Koji Obata, Shiro Doshu</i>	
A Low-Jitter 1.5-GHz and Large-EMI reduction 10-dBm Spread-Spectrum Clock Generator for Serial-ATA	684
<i>Takashi Kawamoto, Masaru Kokubo</i>	
RF-Analog Circuit Design in Scaled SoC	690
<i>Nobuyuki Itoh, Mototsugu Hamada</i>	
An Approach to the RF-LSI Design for Ubiquitous Communication Appliances	696
<i>Yuichi Kado, Mitsuru Harada</i>	

SESSION 8A HIGH-LEVEL DESIGN AND SCHEDULING

Improving Scalability of Model-Checking for Minimizing Buffer Requirements of Synchronous Dataflow Graphs	703
<i>Nan Guan, Zonghua Gu, Wang Yi, Ge Yu</i>	
A Reverse-Encoding-based on-chip AHB Bus Tracer for Efficient Circular Buffer Utilization	709
<i>Fu-Ching Yang, Cheng-Lung Chiang, Ing-Jer Huang</i>	
Analyzing and Optimizing Energy Efficiency of Algorithms on DVS Systems	715
<i>Tetsuo Yokoyama, Gang Zeng, Hiroyuki Tomiyama, Hiroaki Takada</i>	

Novel Task Migration Framework on Configurable Heterogeneous MPSoC Platforms	721
<i>Hao Shen, Frederic Petrot</i>	

SESSION 8B EMERGING DESIGN METHODOLOGIES AND APPLICATIONS

A Novel Toffoli Network Synthesis Algorithm for Reversible Logic	727
<i>Yexin Zheng, Chao Huang</i>	
A Cycle-Based Synthesis Algorithm for Reversible Logic	733
<i>Zahra Sasanian, Mehdi Saeedi, Mehdi Sedighi, Morteza Saheb Zamani</i>	
Array Like Runtime Reconfigurable MIMO Detectors for 802.11n WLAN: A Design Case Study	739
<i>Pankaj Bhagawat, Rajballav Dash, Gwan Choi</i>	
Mapping Method for Dynamically Reconfigurable Architecture	745
<i>Akira Kuroda, Mayuko Koezuka, Hidenori Matsuzaki, Takashi Yoshikawa, Shigehiro Asano</i>	
A Criticality-Driven Microarchitectural Three Dimensional (3D) Floorplanner	751
<i>Srinath Sridharan, Michael DeBole, Guangyu Sun, Yuan Xie, Vijaykrishnan Narayanan</i>	

SESSION 8C VERIFICATION, TEST, AND YIELD

Self-Adjusting Constrained Random Stimulus Generation Using Splitting Evenness Evaluation and XOR Constraints	757
<i>Shujun Deng, Zhiqiu Kong, Jinian Bian, Yanni Zhao,</i>	
Diagnosing Integrator Leakage of Single-Bit First-Order $\Sigma\Delta$ Modulator Using DC Input	763
<i>Xuan-Lun Huang, Chen-Yuan Yang, Jiun-Lang Huang</i>	
Path selection for monitoring unexpected systematic timing effects	769
<i>Nicholas Callegari, Pouria Bastani, Li-C.Wang, Sreejit Chakravarty, Alexander Tetelbaum</i>	
Design for Burn-In Test: A Technique for Burn-In Thermal Stability under Die-to-Die Parameter Variations	775
<i>Mesut Meterelliyoz, Kaushik Roy</i>	
Test Infrastructure Design for Core-Based System-on-Chip Under Cycle- Accurate Thermal Constraints	781
<i>Thomas Edison Yu, Tomokazu Yoneda, Krishnendu Chakrabarty, Hideo Fujiwara</i>	

SESSION 9A MEMORY SYSTEMS SIMULATION AND OPTIMIZATION

Soft Lists: A Native Index Structure for NOR-Flash-Based Embedded Devices	787
<i>Li-Pin Chang, Chen-Hui Hsu</i>	
Energy-aware Register File Re-Partitioning for Clustered VLIW Architectures	793
<i>Yingchao Zhao, Chun Jason Xue, Minming Li, Bessie Hu</i>	
Memory Subsystem Simulation in Software TLM/T Models	799
<i>Eric Cheung, Harry Hsieh, Felice Balarin</i>	
Exact and Fast L1 Cache Simulation for Embedded Systems	805
<i>Nobuaki Tojo, Nozomu Togawa, Masao Yanagisawa, Tatsuo Ohtsuki</i>	
Accuracy-Aware SRAM: A Reconfigurable Low Power SRAM Architecture for Mobile Multimedia Applications	811
<i>Minki Cho, Jason Schlessman, Wayne Wolf, Saibal Mukhopadhyay</i>	

SESSION 9B EMERGING TECHNOLOGIES

High-Speed Low-Power FinFET Based Domino Logic	817
<i>Seid Hadi Rasouli, Hanpei Koike, Kaustav Banerjee</i>	
A Stochastic Perturbative Approach to Design a Defect-Aware Thresholder in the Sense Amplifier of Crossbar Memories	823
<i>M. Haykel Ben Jamaa, David Atienza, Yusuf Leblebici, Giovanni De Micheli</i>	
An Alternate Design Paradigm for Robust Spin-Torque Transfer Magnetic RAM (STT MRAM) from Circuit/Architecture Perspective	829
<i>Jing Li, Patrick Ndai, Ashish Goel, Haixin Liu, Kaushik Roy</i>	
A Design Methodology and Device/Circuit/Architecture Compatible Simulation Framework for Low-Power Magnetic Quantum Cellular Automata Systems	835
<i>Charles Augustine, Behdash Behin-Aein, Xuanyao Fong, Kaushik Roy</i>	
Reconfigurable Double Gate Carbon Nanotube Field Effect Transistor Based Nanoelectronic Architecture	841
<i>Bao Liu</i>	

SESSION 9D SPECIAL SESSION: DEPENDABLE VLSI: DEVICE, DESIGN AND ARCHITECTURE- HOW SHOULD THEY COOPERATE? –

Dependable VLSI: Device, Design and Architecture - How should they cooperate? -(Panel Discussion)	847
<i>Shuichi Sakai, Hidetoshi Onodera, Hiroto Yasuura, James C. Hoe</i>	

Author Index