

Proceedings

2008

**International Conference on
Embedded Computer Systems:
Architectures, Modeling and
Simulation**

IC-SAMOS 2008
July 21-24, 2008, Samos, Greece

IEEE Catalog Number: CFP0852A-PRT
ISBN: 978-1-4244-1985-2
Library of Congress: 2007943034

Table of Contents

Keynotes

PicoServer - Building a Compact Energy Efficient Multiprocessor	i
<i>Trevor Mudge</i>	
Challenges in Embedded System Simulation	ii
<i>Tor Jeremiassen</i>	
Towards Unified Mechanisms for Inter-Processor Communication.....	iii
<i>Manolis G.H. Katevenis</i>	

Session IC1.1 EMBEDDED PARALLEL SYSTEMS

A General Model of Concurrency and its Implementation as Many-core Dynamic RISC Processors	1
<i>T. Bernard, K. Bousias, L. Guang, C. R. Jesshope, M. Lankamp, M. W. van Tol and L. Zhang</i>	
A Parameterized Dataflow Language Extension for Embedded Streaming Systems	10
<i>Yuan Lin, Yoonseo Choi, Scott Mahlke, Trevor Mudge and Chaitali Chakrabarti</i>	
An Architecture for the Simultaneous Execution of Hard Real-Time Threads	18
<i>Jonathan Barre, Christine Rochange and Pascal Sainrat</i>	
An Adaptive Bloom Filter Cache Partitioning Scheme for Multicore Architectures	25
<i>Konstantinos Nikas, Matthew Horsnell and Jim Garside</i>	

Session IC1.2 NETWORK ON A CHIP

On Brain-inspired Hybrid Topologies for Nano-architectures A Rents Rule Approach	33
<i>Valeriu Beiu, Basheer A. M. Madappuram and Martin McGinnity</i>	
Realizing Reconfigurable Mesh Algorithms on Softcore Arrays	41
<i>Heiner Giefers and Marco Platzner</i>	
A LightWeight NetworkonChip Architecture for Dynamically Reconfigurable Systems	49
<i>Simone Corbetta, Vincenzo Rana, Marco Domenico Santambrogio and Donatella Sciuto</i>	

Session IC2.1 DESIGN SPACE EXPLORATION

Systematic Design Space Exploration for Customisable Multi-Processor Architectures	57
<i>Ben Cope, Peter Y.K. Cheung and Wayne Luk</i>	

A Clustering Method for the Identification of Convex Disconnected Multiple Input Multiple Output Instructions	65
<i>Carlo Galuzzi, Dimitri Theodoropoulos and Koen Bertels</i>	

Multi-Objective Routing and Topology Optimization in Networked Embedded Systems	74
<i>Michael Glaß, Martin Lukasiewicz, Rolf Wanka, Christian Haubelt and Jürgen Teich</i>	

Session IC2.2 APPLICATIONS

ImpBench - A novel benchmark suite for biomedical, microelectronic implants	82
<i>Christos Strydis, Christoforos Kachris and Georgi N. Gaydadjiev</i>	

Perceptual Feature based Music Classification - A DSP Perspective for a New Type of Application	92
<i>H. Blume, M. Haller, M. Botteck and W. Theimer</i>	

Software Defined Radio Implementation of K -best List Sphere Detector Algorithm	100
<i>Janne Janhunen, Olli Silvén, Markku Juntti and Markus Myllylä</i>	

Session IC1.3 PROCESSOR ARCHITECTURE

Fine-grained Application-specific Instruction Set Processor Design for the K -best List Sphere Detector Algorithm	108
<i>Juho Antikainen, Perttu Salmela, Olli Silvén, Markku Juntti, Jarmo Takala and Markus Myllylä</i>	

An Instruction Set Extension for Java Bytecodes Translation Acceleration	116
<i>Isidoros Sideris, Kiamal Pekmestzi and George Economakos</i>	

Architectural and Algorithm level Fault Tolerant Techniques for Low Power High Yield Multimedia Devices	124
<i>Mohammad A. Makhzan (Avesta Sasan), Ahmed Eltawil and Fadi J. Kurdahi</i>	

Comparative Architectural Characterization of SPEC CPU2000 and CPU2006 Benchmarks on the Intel® Core TM 2 Duo Processor	132
<i>Arun Kejariwal, Alexander V. Veidenbaum, Xinmin Tian, Milind Girkar and Utpal Banerjee</i>	

Session IC1.4 MULTIPROCESSORS

Ant Colony Optimization for Mapping and Scheduling in Heterogeneous Multiprocessor Systems	142
<i>Antonino Tumeo, Christian Pilato, Fabrizio Ferrandi, Donatella Sciuto and Pier Luca Lanzi</i>	

An Efficient Design Space Exploration Methodology for Multiprocessor SoC Architectures based on Response Surface Methods	150
<i>Gianluca Palermo, Cristina Silvano and Vittorio Zaccaria</i>	

Efficient Management of Speculative Data in Hardware Transactional Memory Systems	158
<i>M. M. Waliullah and Per Stenström</i>	
An Intermediate Format for Automatic Generation of MPSoC Virtual Prototypes	165
<i>Alexandre Chureau and Frédéric Pétrot</i>	
Session IC1.5 RECONFIGURABLE COMPUTING	
Exploiting Partial Reconfiguration for Flexible Software Debugging	173
<i>Giovanni Busonera, Alessandro Forin and Richard Neil Pittman</i>	
A Cost Model for Partial Dynamic Reconfiguration	182
<i>Markus Rullmann and Renate Merker</i>	
Reconfigurable Design with Clock Gating	187
<i>W.G. Osborne, W. Luk, J. G. F. Coutinho and O. Mencer</i>	
Session IC1.6 MEMORY AND CACHES	
A Centralized Cache Miss Driven Technique to Improve Processor Power Dissipation	195
<i>Houman Homayoun, Mohammad Makhzan, Jean-Luc Gaudiot and Alex Veidenbaum</i>	
A Priority-Expression-Based Burst Scheduling of Memory Reordering Access	203
<i>Jun Pang, Lei Yang, Lei Shi, Tiejun Zhang, Donghui Wang and Chaohuan Hou</i>	
Improving Memory Subsystem Performance in Network Processors with Smart Packet Segmentation	210
<i>Kimon Karras, Daniel Llorente, Thomas Wild and Andreas Herkersdorf</i>	
Improving TLB Energy for Java Applications on JVM	218
<i>Chinnakrishnan S. Ballapuram and Hsien-Hsin S. Lee</i>	
Author Index	224