

**2006 4th IEEE/ACM/IFIP
International Conference on
Hardware/Software Codesign and
System Synthesis**

(CODES+ISSS)

**Seoul, South Korea
22 – 25 October 2006**



**IEEE Catalog Number: CFP06COD-PRT
ISBN: 978-1-4244-3634-7**

TABLE OF CONTENTS

UML and Model-Driven Development for SoC Design	1
<i>W. Mueller, Y. Vanderperren</i>	
Automotive Electronics: System, Software, and Local Area Network	2
<i>Y. Furukawa, S. Kawamura</i>	
Promises and Challenges of Mobile Embedded System: An Industry Perspective	3
<i>N. Woo</i>	
Application-specific Workload Shaping in Multimedia-enabled Personal Mobile Devices	4
<i>B. Raman, C. Chakraborty</i>	
Efficient Computation of Buffer Capacities for Multi-Rate Real-Time Systems with Back-Pressure	10
<i>M. Wiggers, M. Bekooij, P. Jansen, G. Smit</i>	
Design Space Exploration of Real-time Multi-media MPSoCs with Heterogeneous Scheduling Policies	16
<i>M. Kim, S. Banerjee, N. Dutt, N. Venkatasubramanian</i>	
Battery Discharge Aware Energy Feasibility Analysis	22
<i>H. Lipskoch, K. Albers, F. Slomka</i>	
A Run-Time, Feedback-Based Energy Estimation Model For Embedded Devices	28
<i>S. Gurun, C. Krintz</i>	
Hardware Based Frequency/Voltage Control of Voltage Frequency Island Systems	34
<i>P. Choudhary, D. Marculescu</i>	
A Formal Approach to Robustness Maximization of Complex Heterogeneous Embedded Systems	40
<i>A. Hamann, R. Racu, R. Ernst</i>	
Automatic Run-Time Extraction of Communication Graphs From Multithreaded Applications	46
<i>A. Liu, R.P. Dick</i>	
The Pipeline Decomposition Tree: An Analysis Tool For Multiprocessor Implementation Of Image Processing Applications	52
<i>D. Ko, S.B. Bhattacharyya</i>	
TLM/Network Design Space Exploration for Networked Embedded Systems	58
<i>N. Bombieri, F. Fummi, D. Quaglia</i>	
Automatic Generation of Transaction-Level Rapid Design Space Exploration	64
<i>D. Shin, A. Gerstlauer, J. Peng, R. Domer, D.D. Gajski</i>	
Accurate Yet Fast Modeling of Real-Time Communication	70
<i>G. Schirner, R. Domer</i>	
Bounded Arbitration Algorithm for QoS-Supported On-chip Communication	76
<i>M.A. Al Faruque, G. Weiss, J. Henkel</i>	
Increasing the Throughput of an Adaptive Router in Network-on-Chip (NoC)	82
<i>S.E. Lee, N. Bagherzadeh</i>	
Automatic Phase Detection for Stochastic On-Chip Traffic Generation	88
<i>A. Scherrer, A. Fraboulet, T. Risset</i>	

Methodology for Attack on a Java-based PDA	94
<i>C.H. Gebotys, B.A. White</i>	
Hardware Assisted Pre-emptive Control Flow Checking for Embedded Processors to Improve Reliability	100
<i>R.G. Ragel, S. Parameswaran</i>	
Architectural Support for Safe Software Execution on Embedded Processors	106
<i>D. Arora, A. Raghunathan, S. Ravi, N.K. Jha</i>	
Droplet-Trace-Based Array Partitioning and a Pin Assignment Algorithm for the Automated Design of Digital Microfluidic Biochips	112
<i>T. Xu, K. Chakrabarty</i>	
Floorplan Driven Leakage Power Aware IP-Based SoC Design Space Exploration	118
<i>A. Gupta, N. Dutt, F. Kurdahi, K. Khouri, M. Abadir</i>	
Thermal-Aware High-level Synthesis Based on Network Flow Method	124
<i>P. Lim, T. Kim</i>	
A Buffer-sizing Algorithm for Networks on Chip using TDMA and Credit-based	130
<i>M. Coenen, S. Murali, A. Radulescu, K. Goossens, G. De Micheli</i>	
Layout Aware Design of Mesh based NoC Architectures	136
<i>K. Srinivasan, K.S. Chatha</i>	
A Methodology for Design of Application Specific Deadlock-free Routing Algorithms for NoC Systems	142
<i>M. Palesi, R. Holtsmark, S. Kumar</i>	
Retargetable Code Optimization with SIMD Instructions	148
<i>M. Hohenauer, C. Schumacher, R. Leupers, G. Ascheid, H. Meyr, H. Van Someren</i>	
Pack Instruction Generation for Media Processors Using Multi-valued Decision Diagram	154
<i>T. Hiroaki, Y. Takeuchi, Y. Ota, N. Matsumoto, M. Nakagawa</i>	
Automatic Selection of Application-Specific Instruction-Set Extensions	160
<i>C. Galuzzi, E.M. Panainte, Y. Yankova, K. Bertels, S. Vassiliadis</i>	
Are Current ESL Tools Meeting the Requirements of Advanced Embedded Systems?	166
<i>J. Teich</i>	
SHAPES: A Tiled Scalable Software Hardware Architecture Platform for Embedded Systems	167
<i>P.S. Paolucci, A.A. Jerraya, R. Leupers, L. Thiele, P. Vicini</i>	
Challenges in Exploitation of Loop Parallelism in Embedded Applications	173
<i>A. Kejariwal, A.V. Veidenbaum, A. Nicolau, M. Girkar, X. Tian, H. Saito</i>	
Resource Virtualization in Real-Time CORBA Middleware	181
<i>C.D. Gill</i>	
Phase Guided Sampling for Efficient Parallel Application Simulation	187
<i>J. Namkung, D. Kim, R. Gupta, I. Kozintsev, J. Bouget, C. Dulong</i>	
A Multiprocessing Approach to Accelerate Retargetable and Portable Dynamic-compiled Instruction-set Simulation	193
<i>W. Qin, J. D'Errico, X. Zhu</i>	
B²Sim: A Fast Micro-Architecture Simulator Based on Basic Block Characterization	199
<i>W. Lee, K. Patel, M. Pedram</i>	
Decision-theoretic Exploration of Multi-Processor Platforms	205
<i>G. Beltrame, D. Bruschi, D. Sciuto, C. Silvano</i>	

Multi-processor System Design with ESPAM	211
<i>H. Nikolov, T. Stefanov, E. Deprettere</i>	
Heterogeneous Multiprocessor Implementations for JPEG : A Case Study	217
<i>S.L. Shee, A. Erdos, S. Parameswaran</i>	
Fuzzy Decision Making in Embedded System Design	223
<i>A.G. Di Nuovo, M. Palesi, D. Patti</i>	
Demand Paging for OneNAND Flash eXecute-In-Place	229
<i>Y. Joo, Y. Choi, C. Park, S.W. Chung, E. Chung, N. Chang</i>	
Creation and Utilization of a Virtual Platform for Embedded Software Optimization: An Industrial Case Study	235
<i>S. Hong, S. Yoo, S. Lee, S. Lee, H.J. Nam, B. Yoo, J. Hwang, D. Song, J. Kim, J. Kim, H. Jin, K. Choi, J. Kong, S. Eo</i>	
Application Specific Forwarding Network and Instruction Encoding for Multi-pipe ASIPs	241
<i>S. Radhakrishnan, H. Guo, S. Parameswaran, A. Ignjatovic</i>	
A Bus Architecture for Crosstalk Elimination in High Performance Processor Design	247
<i>W. Hsieh, P. Chen, T. Hwang</i>	
Yield Prediction for Architecture Exploration in Nanometer Technology Nodes: A Model and Case Study for Memory Organizations	253
<i>A. Papanikolaou, T. Grabner, M. Miranda, P. Roussel, F. Catthoor</i>	
A Unified Hardware/Software Runtime Environment for FPGA-Based Reconfigurable Computers using BORPH	259
<i>H.K. So, A. Tkachenko, R. Brodersen</i>	
Cutting across Layers of Abstraction: Removing Obstacles from the Advancement of Embedded Systems	265
<i>K. Flautner</i>	
Key Technologies for the Next Generation Wireless Communications	266
<i>K. Kim</i>	
Streamroller: Automatic Synthesis of Prescribed Throughput Accelerator Pipelines	270
<i>M. Kudlur, K. Fan, S. Mahlke</i>	
Increasing Hardware Efficiency with Multifunction Loop Accelerators	276
<i>K. Fan, M. Kudlur, H. Park, S. Mahlke</i>	
Generic Netlist Representation for System and PE Level Design Exploration	282
<i>B. Gorjara, M. Reshadi, P. Chandratah, D. Gajski</i>	
Integrated Analysis of Communicating Tasks in MPSoCs	288
<i>S. Schliecker, M. Ivers, R. Ernst</i>	
Data Reuse Driven Energy-Aware MPSoC Co-Synthesis of Memory and Communication Architecture for Streaming Applications	294
<i>I. Issenin, N. Dutt</i>	
System-Level Power-Performance Trade-Offs in Bus Matrix Communication Architecture Synthesis	300
<i>S. Pasricha, Y. Park, F.J. Kurdahi, N. Dutt</i>	
Author Index	