



Proceedings

2008 Third International Design & Test Workshop (IDT 2008) Monastir, Tunisia – December 20-22, 2008

Technically co-sponsored by
IEEE Circuits and Systems Society & IEEE Tunisia Section

Organized by
Computer and Embedded Systems Laboratory
&
Electronics and Communications Research Group

Supported by
The Ministry of Higher Education, Scientific Research and Technology
University of Sfax
National School of Engineers of Sfax

Sponsored by
ST Microelectronics, Telnet & Mentor Graphics



TABLE OF CONTENTS

KEYNOTE ADDRESS

Keynote Address 1: "Built-in-Self-Test and Digital Self Calibration of RFICs"	1
<i>M. Ismail Elnaggar</i>	
Keynote Address 2: "Advances in Boolean Satisfiability and its Application in EDA"	2
<i>F. Aloul</i>	
Keynote Address 3: "From Marte to SystemC/VHDL"	3
<i>J. Dekeyser</i>	

REGULAR PAPERS

A1: NETWORKS-ON-CHIP

CHAIRS: RACHED TOURKI, FSM- TUNISIA

OMAR HAMMAMI, ENSTA, FRANCE

Norma: A Hierarchical Interconnection Architecture for Network on Chip	4
<i>A. Reza, M. Reshadi, A. Khademzadeh, M. Bahmani</i>	
Multistage Interconnection Network for MPSoC: Performances Study and Prototyping on FPGA.....	10
<i>B. Neji, Y. Aydi, R. Ben-atitallah, S. Maftaly, M. Abid, J.L. Dykeyser</i>	
Design and Implementation of MIC@R Router for On-Chip Networks	16
<i>R. Ben-Tekaya, A. Baganne, K. Torki, R. Tourki</i>	
QSYN: Queueing Networks Synthesis for System on Chip	21
<i>O. Hammami</i>	
A Combined Packet and Circuit Switching Routing Algorithm for Networks-on-Chips.....	27
<i>M.M. Sabry, H.S. Bedor, M.W. El-Kharashi, A. Salem</i>	
Networks-on-Chip Topology Generation Techniques: Area and Delay Evaluation	32
<i>A.A. Morgan, H. Elmiligi, M.W. El-Kharashi, F. Gebali</i>	

B1: TEST ISSUES

CHAIRS: BERNARD COUROIS, CMP- FRANCE

HASSEN MNIF, ISECES- TUNISIA

Increasing Testability in QCA Circuits Using a New Test Method	38
<i>A. Adineh-Vand, G. Latif-Shabgahi, M.R. Azghadi</i>	
QoS Testing of Service-Based Applications	43
<i>M. Driss, Y. Jamoussi, H.H.B. Ghezala</i>	
Universal Test Set for Bridging Fault Detection in Reversible Circuit	49
<i>P. Sarkar</i>	

Soundness Test Cases Generation for Duration Systems	55
<i>L. Majdoub, R. Robbana</i>	

A2: APPLICATIONS DESIGN I

CHAIRS: OLIVIER DEFORGES, INSA RENNES- FRANCE
ADEL GHAZEL, SUPCOM- TUNISIA

Study of Different Pulse Waveforms and Analytical Probability of Error in TH-PAM Ultra Wideband Systems	61
<i>M. Hizem</i>	
A SDR Interconnection Architecture Proposal for SATCOM Applications	66
<i>M. Huang, J. Laurent, A. Thomas, C. Valderrama</i>	
SRAM-FPGA Implementation of Masked S-Box Based DPA Countermeasure for AES	71
<i>N. Kamoun, L. Bossuet, A. Ghazel</i>	
New Tunable Coplanar Microwave Phase Shifter With Nematic Crystal Liquid.....	75
<i>F. Sahbani, N. Tentillier, A. Gharsallah, A. Gharb, C. Legrand</i>	
System Level Design of Radio Frequency Receiver for IEEE 802.16 Standard	79
<i>D. Ayadi, S. Rodriguez, M. Loulou, M. Ismail</i>	
A Multi Objective Genetic Algorithm based Optimization of Wavelet Transform Implementation	84
<i>S.F. Ghribi, D.S. Masmoudi, N. Derbel</i>	

B2: EMERGING TECHNOLOGIES & MIXED DESIGN

CHAIRS: MOHAMMED ISMAIL EL-NAGGAR, THE ANALOG VLC LAB- USA
KAMEL BESBES, FSM- TUNISIA

An Analytical Threshold Voltage Model for Nanoscale GAA MOSFETs Including Effects of Hot-carrier Induced Interface Charges	89
<i>Z. Ghoggali, F. Dieffal, M.A. Abdi, D. Arar, N. Lakhdar, T. Bendib</i>	
Why is CMOS Scaling Coming to an END?	94
<i>N.Z. Haron, S. Hamdioui</i>	
Design of Buck Converter Circuits Operating in Weak-inversion Region	100
<i>Y. Ahn, K. Kim, H. Nam, Y. Choi, H. Roh, J. Roh</i>	
Wide Tuning Band Quadrature VCO	105
<i>D. Mollouli, H. Mnif, M. Loulou</i>	
Future Trends OF SAW Filters	110
<i>T. Hdiji, H. Mnif, M. Loulou</i>	
A Voltage Driver Using the Rail to Rail Operation in CMOS 0, 25 um Technology	114
<i>F. Meddour, Z. Dibi, S. Kouda, O. Manck, M.A. Abdi</i>	

A3: ARCHITECTURAL AND LOGIC SYNTHESIS

CHAIRS: ASHRAF SALEM, AIN SHAMS UNIVERSITY- EGYPT

ABDELLATIF MTIBAA, ENIM- TUNISIA

Power-Delay Efficient Technology Mapping of BDD-based Circuits Using DCVSPG Cells	118
<i>G. Paul, R. Reddy, J. Ghosh, A. Pal, C.R. Mandal, B.B. Bhattacharya</i>	
A Delay Efficient Robust Self-Timed Full Adder	124
<i>P. Balasubramanian, D.A. Edwards</i>	
Hardware Implementation of the Smith-Waterman Algorithm Using Recursive Variable Expansion.....	130
<i>L. Hasan, Z. Al-Ars, Z. Nawaz, K. Bertels</i>	

B3: DESIGN OF LOW POWER & FAULT MODELLING

CHAIRS: ANDRE IVANOV, UBC- CANADA

MOURAD FAKHFAKH, ISECS- TUNISIA

Low Power Design of On-line Testers for Digital Circuits Using State Encoding.....	136
<i>G. Paul, S. Biswas, A. Pal, C.R. Mandal</i>	
A Novel Fault Tolerant Design and an Algorithm for Tolerating Faults in Digital Circuits.....	142
<i>R.V. Kshirsagar, R.M. Patrikar</i>	
Pseudo-Linear Automatic Gain Control System Based on Nanoscale Field Effect Diode and SOI-MOSFET.....	148
<i>F. Jazayeri, S. Soleimani-Amiri, B. Ebrahimi, B. Forouzandeh, H. Ahmadi, F. Raissi</i>	
An Ultra High Speed Low-Power CMOS Integrated Current Comparator.....	153
<i>S. Ziabakhsh, H.A. Rad, A. Saberhari, S.B. Shokouhi</i>	

A4: APPLICATIONS DESIGN II

CHAIRS: BERTRAND GRANADO, ENSEA- FRANCE

CHOKRI SOUANI, LMI-FSM- TUNISIA

DSP Implementation and Performances Evaluation of 1D and 2D DWT Using the Lifting Scheme.....	159
<i>I.B.H. Gazzah, C. Souani, K. Besbes</i>	
An Efficient Hardware Architecture Design for H.264/AVC INTRA 4X4 Algorithm	166
<i>H. Loukil, B. Kaanich, N. Masmoudi, A.B. Atitallah, P. Kadionikp</i>	
Efficient FPGA Prototyping of Fixed Sphere Decoder for MIMO Systems	170
<i>M.S. Kharry, M.M. Abdallah, S.E.D. Habib</i>	
Low-Power Flexible GF(p) Elliptic-Curve Cryptography Processor	175
<i>H.R. Ahmadi, A. Afzali-Kusha</i>	
LAR Method: From Algorithm to Synthesis for an Embedded Low Complexity Image Coder	180
<i>O. Deforges, M. Babel</i>	

External DDR2-Constrained NOC-Based 24-Processors MPSOC Design and Implementation on Single FPGA	186
<i>Z. Wang, O. Hammami</i>	

B4: SYSTEM-ON-CHIP

CHAIRS: JEAN-LUC DEKEYSER, LIFL- FRANCE **ABDULFATTAH MOHAMMAD OBEID- KACST, KSA**

Corona: Ring-Based Interconnected Topology For On-Chip Network	191
<i>M. Bahmani, M. Reshadi, A. Khadamzadeh, A. Reza</i>	
Multi-FPGA Emulation of a 48-Cores Multiprocessor with NOC.....	197
<i>X. Li, O. Hammami</i>	
Impact of Interconnection Networks in a Massively Parallel FPGA Architecture on a Parallel Reduction Algorithm	201
<i>M. Baklouti, P. Marquet, M. Abid, J.L. Dekeyser</i>	
An Extensible Framework for Fast Prototyping of Multiprocessor Dataflow Applications	207
<i>J. Piat, M. Raulet, M. Pelcat, P. Mu, O. Deforges</i>	
Challenges and Solutions in Configuring, Rapid Developing and Deploying of a QoS-enabled Component Middleware	213
<i>M. Mazouzi, S. Hasnaoui, M. Abid</i>	
Efficient Tests and DFT for RAM Address Decoder Delay Faults	217
<i>S. Hamdioui, Z. Al-Ars</i>	
Evaluation of SRAM Faulty Behavior Under Bit Line Coupling	223
<i>Z. Al-Ars, S. Hamdioui</i>	

A5: SYSTEM DESIGN METHOD & DESIGN VERIFICATION

CHAIRS: FADI ALOUL- AMERICAN UNIVERSITY OF SHARJAH, UAE **DAVID DELFIEU, IRCCYN-FRANCE**

Generation of Test Programs for the Assertion-Based Verification of TLM Models	228
<i>L. Ferro, L. Pierre, Y. Ledru, L. Du Bousquet</i>	
A Novel Approach for the Identification of Totally Symmetric Boolean Functions in the Application of Efficient System Design	234
<i>G. Paul, A. Tiwari, A. Pal, C.R. Mandal</i>	
Assertion-Based Verification and On-line Testing in Horus	240
<i>Y. Oddos, K. Morin-Allory, D. Borriore</i>	
Mapping Timed Automata to B	246
<i>A. Ayoub, A. Wahba, M. Sheirah</i>	
Temporal Reduction in Time Petri Net.....	251
<i>M. Sogbohossou, D. Delfieu</i>	

B5: RECONFIGURABLE COMPUTING & EMBEDDED SYSTEMS

CHAIRS: IBRAHIM HAJJ, AMERICAN UNIVERSITY OF BEIRUT, LEBANON
AHMED AMMARI, INSAT, TUNISIA

Disydent Evaluation for the Design of Multimedia Systems	257
<i>A.C. Ammari, H. Harbeque, A. Jemai, H. Krichene Zrida</i>	
An Embedded System for Real-Time Traffic Sign Recognizing	263
<i>M.A. Souki, L. Boussaid, M. Abid</i>	
A Novel Scheduling Algorithm for Dynamically Reconfigurable Computing Systems	267
<i>B. Ouni, A. Ramzi, A. Mtibaa, M. Abid</i>	
OLLAF : a Dual Plane Reconfigurable Architecture for OS Support	271
<i>S. Garcia, B. Granado</i>	
Left to Right Serial Multiplier for Large Numbers on FPGA.....	277
<i>H. Bessalah, K. Messaoudi, M. Issad, N. Anane, M. Anane</i>	

A6: SPECIAL SESSION: OPTIMIZATION OF MODELS, ARCHITECTURES AND VERIFICATIONS FOR MECHATRONIC AND EMBEDDED SYSTEMS

CHAIRS: ANIS KOUBAA, IMAMU- KSA
MOHAMED KHALGUI, MLU- GERMANY

Enslavement and Control in DQ Synchronous Frame for Using a Cascade Multilevel NPC Structure	283
<i>F. Bouchafaa, S. Arezki, M. Boudour, E.M. Berkouk</i>	
A Comparison Study between Static and Dynamic Recurrent Neural Networks Based Adaptive Control Of Nonlinear Multivariable Systems	289
<i>T.A. Al-Zohairy</i>	
A Composition-based Approach for the Development of Automated Embedded Systems	295
<i>O. Mosbahi, J. Jaray, S.B. Ahmed</i>	
Specification and Verification of Technical Plant Behavior with Symbolic Timing Diagrams	301
<i>S. Preube, H. Hanisch</i>	
Effect of Pulsed Power Supply on the Ultra Violet Radiation and Electrical Characteristics of Low Pressure Mercury Discharge	307
<i>M.B. Mustapha, B. Mrabet, L. Bouslimi, A. Chammam, M. Stambouli</i>	

POSTER SESSION

A Model Driven Engineering Based Method for Scheduling Analysis	313
<i>Y.H. Kacem, A. Mahfoudhi, W. Karamti, M. Abid</i>	
Failures Analysis of Systems Modeled by Mixed Fault Trees	318
<i>S. Ghachem, A. Errachdi, K. Benothman, M. Benrejeb</i>	
A SystemC QoS Router Design with Virtual Channels Reservation in a Wormhole-switched NoC	322
<i>M. Horchani, M. Atri, R. Tourki</i>	

PID Control Implementation using FPGA Technology328
A. Trimeche, A. Sakly, A. Mtibaa, M. Benrejeb

**New Speech Processor and Ultrasonic Sensors Based Embedded Syste to Improve the
Control of a Motorised Wheelchair332**
M. Fezari, A. Khati

Systematic Design of CCI(II)(III)s by Combining UGCs337
E. Tlelo-Cuautle, D. Moro-Frias, M. Fakhfakh

Wide Dynamic Range Current-to-Voltage Converters.....341
C. Wang

Author Index