

Proceedings

DTIS'09

**2009 4th IEEE International Conference on
Design & Technology of Integrated Systems
in Nanoscale Era**

<http://www.dtis09.org/>

April 6-7, 2009

**Four Seasons Hotel, Nile Plaza
Cairo, EGYPT**

Co-Sponsored by

**IEEE Circuits and Systems Society
IEEE Egypt Section**

TABLE OF CONTENTS

SESSION 1.A: SYSTEM-LEVEL MODELING

TLM 2.0 Simple Sockets Synthesis to RTL	3
<i>N.Hatami, A. Ghofrani, P. Prinetto, Z. Navabi</i>	
SystemC Implementation of Mat-Core: A Matrix Core Extension for General-Purpose Processors	9
<i>M. I. Soliman, A. F. Al-Jumaid</i>	
Design Experience in TL Modeling	15
<i>N. Nemati, P. Prinetto, Z. Navabi</i>	

SESSION 1.B: NOISE-TOLERANT DESIGNS

Noise Tolerance Enhancement in Low Voltage Dynamic Circuits	23
<i>K. Mazumdar, M. Pattanaik</i>	
Crosstalk Noise Determination for Non-Identical Lines	28
<i>D. Deschacht, Y. Quere</i>	
Graphical Optimization of 4GHz CMOS LC_VCO	33
<i>D. B. Issa, S. Akacha, A. Kachouri, M. Samet</i>	
Electromagnetic Modeling of an Integrated Micromachined Inductive Microphone	38
<i>F. Tounsi, B. Mezghani, L. Rufer, S. Mir, M. Masmoudi</i>	

SESSION 2.A: RF AND WIRELESS DESIGN

Pseudo-random Oscillator Design for Multistandard RF Non Uniformly Sampling Receiver	47
<i>A. Maalef, M. Ben-Romdhane, C. Rebai, A. Ghazel</i>	
RF Microsystems For Wireless Sensors Networks	52
<i>J. P. Carmo, J. H. Correia</i>	
Statistical Leakage Estimation of Bounds on Nanometric CMOS Circuits	58
<i>R. Mendoza Vazquez</i>	
Duplexer-less LNA/PA Design for Wireless Transceivers with Bondwire-Antenna	64
<i>A. Ahmed, J. Wight</i>	

SESSION 2.B: HARDWARE-SOFTWARE CODESIGN AND ARCHITECTURES

A High Performance Algorithm for Scheduling and Hardware-Software Partitioning on MPSoCs	71
<i>H. Youness, M. Hassan, K. Sakanushi, Y. Takeuchi, M. Imai, A. Salem, A. Wahdan, M. Moness</i>	
Hardware implementation of Variable Precision Multiplication on FPGA	77
<i>N. Anane, H. Bessalah, M. Issad, K. Messaoudi, M. Anane</i>	

Hardware Architecture for H.264/AVC INTRA 16X16 Frame Processing	82
<i>H. Loukil, S. Arous, A. B. Atitallah, P. Kadionik, N. Masmoudi</i>	
Software Embedded Implementation of Real Time Non Uniform Sampling Filter	86
<i>H. Dammak, M. Ben-Romdhane, K. Grati</i>	
Reconfigurable Architecture of Elementary Functions Evaluation	90
<i>N. Anane, H. Bessalah, M. Issad, K. Messaoudi, M. Anane</i>	

SESSION 3.A: NETWORKS-ON-CHIP

Performance Evaluation of MIC@R Router for On-Chip Networks	97
<i>R. Ben-Tekaya, A. Baganne, K. Torki, R. Tourki</i>	
Design and Implementation of a Inter-chip Bridge in a Multi-core SoC	102
<i>Y. Yin, S. Chen</i>	
A Reliability-Aware Design Methodology for Networks-on-Chip Applications	107
<i>H. Elmiligi, A. A. Morgan, M. W. El-Kharashi, F. Gebali</i>	
Applying Network Calculus for Worst-case Delay Bound Analysis in On-chip Networks	113
<i>Y. Qian, Z. Lu, W. Dou</i>	
Towards Hierarchical Cluster based Cache Coherence for Large-Scale Network-on-Chip	119
<i>Y. Zhang, Z. Lu, A. Jantsch, L. Li, M. Gao</i>	

SESSION 3.B: DEVICE MODELING AND SIMULATION

Quantum Transport Based Simulation and Design Optimization of a 10 nm FinFET	125
<i>Y. M. Sabry, T. M. Abdolkader, W. F. Farouk</i>	
Dynamic Compact Model of Spin-Transfer Torque Based Magnetic Tunnel Junction (MTJ)	130
<i>L. Faber, W. Zhao, J. Klein, T. Devolder, C. Chappert</i>	
Design and Optimization of c-Silicon Solar Cell using Process Compact Model (PCM)	136
<i>T. K. Maiti, C. K. Maiti</i>	
M-I-S-S Structure Based Silicon and TCO	140
<i>S. Maifi, K. Lagha, F. Boumedine, M. S. Belkiad</i>	
Quantum Compact Model For Ballistic Double Gate MOSFETs	144
<i>M. El Sabbagh, W. Fikry, O. A. Omar</i>	

SESSION 4.A: FAULT SIMULATION

Precisely Controlling the Duration of Fault Injection Campaigns: a Statistical View	149
<i>R. Leveugle, A. Calvez, P. Vanhauwaert, P. Maistri</i>	
Parallel Exact Critical Path Tracing Fault Simulation with Reduced Memory Requirements	155
<i>S. Devadze, R. Ubar, J. Raik, A. Jutman</i>	
Output Response Compaction in RAS-based Schemes	161
<i>I. Voyiatzis, H. Antonapoulou, C. Efstathiou</i>	

Embedded System Based on Multiprocessors to Improve the Control of a Motorised Wheelchair	167
<i>M. Fezari, A. Khati, H. Attoui</i>	

SESSION 4.B: POWER OPTIMIZATION

Power, Delay, and Area Efficient Self-Timed Multiplexer and Demultiplexer Designs	173
<i>P. Balasubramanian, D. A. Edwards</i>	
A Complete Solution for the Power Delivery System (PDS) Design for High-Speed Digital Systems	179
<i>S. M. Nabil, A. B. El-Rouby, A. Hussin</i>	
Three Dimensional Transmission Lines and Power Divider Circuits	184
<i>A. Darwish, A. Ezzeddine</i>	
Delay and Power Consumption of Static Bulk-CMOS Gates Using Independent Bodies	191
<i>D. Guerrero, A. Millan, J. Juan, M. J. Bellido, P. Ruiz-de-Clavijo, E. Ostua</i>	

SESSION 5.A: DESIGN FOR TESTABILITY

LH-BIST For Digital Correction of ADC Offset	199
<i>S. Bernard, F. Azais, M. Comte, Y. Bertrand, M. Renovell</i>	
Scan More with Memory Scan Test	204
<i>S. Hamdioui, Z. Al-Ars</i>	
DFT Technique for RF PLLs Using Built-In Monitors	210
<i>A. Asquini, A. Bounceur, S. Mir, F. Badets, J. Carbonero, L. Bouzaida</i>	
A Fault-Simulation-Based Approach for Logic Diagnosis	216
<i>Y. Benabboud, A. Bosio, L. Dilillo, P. Girard, S. Pravassoudovitch, A. Virazel, L. Bouzaida, I. Izaute</i>	

SESSION 5.B: FAULT ANALYSIS AND TESTABILITY

Influence of Gate Oxide Short Defects on the Stability of Minimal Sized SRAM Core-cell by Applying Non-Split Models	225
<i>J. M. Galliere, F. Azais, M. Renovell, L. Dilillo</i>	
Probabilistic Metric of Gate Logical Fault Occurrence due to Manufacturing Inaccuracy of Threshold Logic Gates for Efficient Testing	230
<i>T. Shinogi, K. Arakawa, T. Hayashi</i>	
Efficiency of Probabilistic Testability Analysis for Soft Error Effect Analysis: a Case Study	236
<i>P. Vanhauwaert, R. Leveugle</i>	
Investigation of EEPROM Memories Reliability during Endurance and Retention Tests	241
<i>J. Plantier, H. Aziza, J. M. Portal, C. Reliaud</i>	
Implementation Of Watershed Based Image Segmentation Algorithm In Virtex II Pro Platform	247
<i>N. S. Zghal, A. Y. Jammoussi, D. S. Masmoudi</i>	

SESSION 6.A: PHYSICAL DESIGN

Architectural Power Macromodeling Technique for DSP Architectures	255
<i>Y. A. Durrani</i>	
Low Power Data Conversion based on Non-Uniform Sampling for Multistandard Receiver	261
<i>M. Ben-Romdhane, C. Rebai, A. Ghazel, P. Desgreys, P. Loumeau</i>	
A 3.4-mW 2.4-GHz Frequency Synthesizer In 0.18 μm CMOS	266
<i>J. P. Carmo, P. M. Mendes, C. Couto, J. H. Correia</i>	
Design of a Micro Power Amplifier for Neural Signal Recording	270
<i>G. Ben Hmida, A. Kachouri, H. Ghariani</i>	

SESSION 6.B: PHYSICAL DESIGN

Special Issues And Methods For Testing LNAs At High Frequencies	277
<i>J. P. Carmo, P. M. Mendes, C. Couto, J. H. Correia</i>	
A Robust Approach for Automated Model Generation	281
<i>L. Xia, I. M. Bell, A. J. Wilkinson</i>	
Oxide-Trap Charge-Pumping for Radiation Reliability Issue In MOS Devices	287
<i>B. Djeddar, H. Tahi, A. Mokrani</i>	
Defect Characterization in Coupled Majority-Minority QCA Gate	293
<i>S. Ditti, K. Mahata, P. Mitra, B. K. Sikdar</i>	
FFT- And DWT- Based FPGA Realization of Pulse Shape Discrimination in PET System	299
<i>A. A. Arafat, H. I. Saleh, M. Ashour, A. Salem</i>	
Author Index	