Designcon 2009

Santa Clara, California
2-5 February 2009

Volume 1 of 3

ISBN: 978-1-61567-049-9

Printed from e-media with permission by:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571

Some format issues inherent in the e-media version may also appear in this print version.

Copyright© (2009) by International Engineering Consortium
All rights reserved.

Printed by Curran Associates, Inc. (2009)

For permission requests, please contact International Engineering Consortium
at the address below.

International Engineering Consortium
300 W. Adams Street
Suite 1210
Chicago, IL 60606-5114

Phone: (312) 559-4100
Fax: (312) 559-4111

info@iec.org

Additional copies of this publication are available from:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: 845-758-0400
Fax: 845-758-2634
Email: curran@proceedings.com
Web: www.proceedings.com

TABLE OF CONTENTS
Volume 1

A Case Study: Critical Area and Critical Feature Analysis of Production 90 nm Designs at LSI Corporation 1
Mark Ward, David Abercrombie, Cosmin Cazan, Milind Sonawane

Equation-Based DRC: A Novel Approach to Resolving Complex nm Design Issues 18
David Abercrombie, John Ferguson

A Self Adaptable Slew Rate Control, Variable Power Supply Output Buffer for Embedded Microcontroller Applications with EMI Improvement Using Geometric-Load Slew Factor Approach .... N/A
R. Maltione, A. Olmos, A. Boas, E. Silva

Design Space Exploration for High-Performance Signal-Processing Hardware Using ESL Design Methodology 32
Nitin Chawla, Pierre Busson, Thierry Michel, Gagan Midha, Harvinder Singh

Analog Chip-Level Behavioral Modeling Using SVM Kernel-Based Data Mining Techniques 53
Hui Li, Rajesh Berigei, Sury Maturi, Li Wang

Method and Apparatus of Continuous PLL Adaptation to Variable Reference Input Frequency 66
Tim Hoang, Kazi Asaduzzaman, Sergey Shumarayev, Mian Smith, Leon Zheng

High-Speed SerDes Design and Verification using an EDA-based Silicon-Accurate Behavioral Modeling and Simulation Methodology 77
Jeremy Popp, Roger Brees, Richard Shi, Warren Snapp, Ying Wei

Multivariate Multi-Objective Analog Design Optimization Using High-Level Analog Test Benches 94
Jang Dae Kim

Formal Verification of Multi-Level Model System Using UPF 110
Ravi Surepeddi

Using a Memory Access Pattern Test Suite to Predict System Performance 131
Raghavan Menon

Achieve Higher Performance and Lower Power Consumption for Mass Storage Designs with SATA Device IP 146
Mick Posner

Configurable DAC for Mixed-Signal SoC Integration with Maximum Design Reusability 164
Lior Amarilio, Ran Rosenzweig

Intellectual Property – Fraud Protection 185
Chris Jensen, Raminderpal Singh

Toward Harnessing the True Potential of IP Reuse 201
Rajeev Ranjan, Homayoon Akhiani, Yann Antonioli, Craig Deaton, Norris Ip, Lawrence Loh

C++ IP Design and Reuse 220
Andres Takach, David Burnette, Michael Fingeroff

Skeleton, an Approach to Maximize Reuse across Multiple Product Families 235
Stefan Doll, Michael Rohleder, Joachim Fader, Frank Lenke, Thomas Luedeke, Harald Luepken

Worst-Case Switching Pattern for Core Noise Analysis 258
Wheling Cheng, Shen Lin, Aveek Sarkar, Ji Zheng

System IO Planning and Design Feasibility – Challenges and Solutions 273
Kevin Rinebold

Feasibility of Multi-Gigabit Memory Interface in LQFP Packages 284
Joong-Ho Kim, Wendem Beyene, Dan Oh, Ralf Schmitt, Arun Vaidyanath, Chuck Yuan

Broadband Methodology for Power Distribution System Analysis of Chip, Package, and Board for High-Speed IO Design 305
Hsing-Chou Hsu, Chi-Hsing Hsu, Jack Lin

Design Optimization of High-Speed Digital Systems 319
Moises Cases, Bhyrav Mutnury, Nam Pham, Navraj Singh

Time and Frequency Analysis of Signal Noise as a Function of Power Noise and Vice Versa of a Microcontroller (?C) Plus Its Packaging (LQFP+PCB) 337
Ekkehard Miersch, Mehmet Goekcen, Thomas Steinecke

SSO Noise, Eye Margin, and Jitter Characterization for I/O Power Integrity 350
Vishram Pandit, Myoung Choi, Hsiao-ching Chuang, Ashish Pardiwala, Ruhul Quddus

The Effects of Chip and Board Behavior on Package-Centric, System-Aware Power Delivery Design 371
Virenda Adsure, Jiang Li, Long Wang

Common-Mode Effects on Multigigabit-per-Second Interconnects 382
Brian Kirk, Jason Chan, Tom Cohen, Jose Paniagua

A Simple Via Experiment 403
Michael Steinberger, Chong Ding, Stephen Scearce, Douglas White

Bounding the Glass Weave Effect through Simulation 425
Thomas Buck, Chris Herrick, Ruihua Ding

Power Integrity Effects of High Density Interconnect (HDI) 441
Happy Holden, Patrick Carrier

Achieving 100 Percent PCB/Substrate-Level ESD Protection to 30 KV Using VSD™ Nano-Composites 460
Franz Gisin, Lex Kosowski

Advances in Plating Technology 468
Thomas Bresnan

Analysis of Crosstalk between Signals Routed over Discontinuous Reference Plane .... N/A
Mustafa Yousuf, Brahim Bensalem, Naveid Rahmatullah

Incorporating SSN Analysis in Constraint-Based System Design 479
Joshua Fender, Navid Azizi

Analyzing Signal and Power Integrity Limitations for Mobile Memory Systems in PoP Environments 497
Ralf Schmitt, June Feng, Joong-Ho Kim, Dan Oh, Chuck Yuan

A Study of Transmission Technology to Support 25 Gbps Serial Signaling for Parallel Architectures in Multi-Board Coplanar PCB Systems .... N/A
D. Brunker, J. Comerci, T. Gregori, M. Neumann, J. Squire

Clock Jitter Reduction in High-Speed Interfaces 518
Gary Yip, Ken Chang, David Nguyen, Chuck Yuan

The Design and Signal Integrity Analysis of a Tbps Memory System 533
Wendem Beyene, Chris Madden, Namhoon Kim

Optimizing Connector Models for Signal Integrity Use 555
Dennis Miller, Michael Brownell, John Lynch

Practical Analysis of Backplane Vias for 5 Gbps and Above 569
Eric Bogatin, Sanjeev Gupta, Mike Resso, Bert Simonovich

Performance Calibration of High-Speed Serial Links 593
Bilal Ahmad, Jayanthi Natarajan, Eric Tran

Volume 2

A Signal Integrity Comparison of 25 Gbps Backplane Systems Using Varying High-Density Connector Performance Levels 611
Chad Morgan

New Serial Link Simulation Process, 6 Gbps SAS Case Study 634
Donald Telian, Ravinder Ajmani, Kent Dramstad, Adge Hawes, Paul Larson

Development of USB3 Interconnects – Compatible Extension into Multi-Gigabit Bandwidth Performance 659
Joseph Ortega, Gary Biddle, Yun Ling, Chong Yi

Crosstalk in High-Speed Via Pin Fields Including the Impact of Power Distribution Structures 673
Gustavo Blando, Jason Miller, Istvan Novak, Douglas Winterberg

Methodology of Characterizing Chip-to-Chip Serial Interconnects with AC Coupling Capacitors 697
Wheling Cheng, LuisSergio Boluna, John Fisher, Gurpreet Hundal, Susmita Mutsuddy

How Long Is Too Long? A Via Stub Electrical Performance Study 709
Michael Rowlands, Jianzhuang Huang

BER Performances for High-Speed Serial Link Systems Estimated by Using a Quasi-Analytical Method ....N/A
Dingqing Lu, Huang Chunxing, Xiaoqing Dong

Interconnect Design Optimization and Characterization for Advanced High-Speed Backplane Channel Links 727
Peerouz Amleshi, David Brunker, Brian Hauge, John Laurx, Merrick Moeller

The Use of Optimization in Signal Integrity Performance-Centric High Speed Digital Design Flows 765
Brahim Bensalem, Sanjeev Gupta, Lihua Wang

Quantifying Crosstalk-Induced Jitter in Multi-Lane Serial Data Systems 782
Martin Miller, Michael Schnecker

Analysis of Random Noise and the Effect of Band-Limited Noise on Stressed-Eye Receiver Tolerance Tests 804
Ransom Stephens, Marcus Mueller

A New Physical Mechanism-Based Jitter Classification Method and Its Applications 825
Mike Li

Comparison of BER Estimation Methods That Account for Crosstalk 839
Michael Steinberger, Barry Katz, Walter Katz, Todd Westerhoff

Noise and Jitter Analysis for PLL–Based Frequency Synthesizer 862
Yu Zhu, Jianwei Sun, Andrew Li, Dan Feng, Helene Thibieroz

Adaptive Transmit Equalization for Hybrid Optical-Electrical Links Operating at Speeds up to 17.0 GBd 885
Adam Healey, Pervez Aziz

Pseudo-Differential Vector Signaling for Noise Reduction in Single-Ended Signaling Systems 909
Dan Oh, Aliazam Abbasfar, Lei Luo, Joong-Ho Kim, Ralf Schmitt, Fred Ware, John Wilson, Chuck Yuan

New Methods of Measuring the Performance of Equalized Serial Data Links and Correlation of Performance Measures across the Design Flow, from Simulation to Measurement, and Final BER Tests 931
Pavel Zivny, Maria Agoston, John Carlson, Vladimir Dmitriev-Zdorov, Steven McKinney, Anthony Torza

Statistical Analog Front-End and Decision Feedback Equalization 956
Mohammad Mobin

40/100 Gbps Transmission over Copper: Myths and Realities 980
Ali Enteshari, Mohsen Kavehrad

FPGA/ASIC Pre-Driver PDN SSN and Its Impact on SSJ 995
Hui Liu, Xiaohong Jiang, Hong Shi

A Novel Methodology to Handle the Layout Constraints for Designing an Optimal Power Delivery Network 1005
Praveen Pai, Julius Delino, Ramaswamy Parthasarathy

Maximizing Performance of System-Level Decoupling Solutions by Decoupling Capacitor Selection and Placement Analysis and Verification .... N/A
J. Montanez, J. Maldonado, T. Virutchapunt

Power-Gating Design Tradeoffs and Considerations for Production of Low-Power Designs 1015
Kaijian Shi

Voltage Regulator Module and Power Distribution Network Optimization 1042
Nam Pham, Moises Cases, Tae Hong Kim, Erdem Matoglu, Bhyrav Mutnury

PCB Power Delivery Optimizations for the Cost-Driven Era .... N/A
S. Weir, T. Dagostino

Switching Voltage Regulator Noise Coupling Analysis for Printed Circuit Board Systems 1057
Amy Luoh, Gene Garrison, Jon Powell

Prediction and Measurement of Supply Noise-Induced Jitter in High-Speed I/O Interfaces 1074
Hai Lan, Ralf Schmitt, Qi Xiaoning, Chuck Yuan

Examining the impact of split planes on signal and power integrity 1099
Jason Miller, Gustavo Blando, Roger Dame, K. Barry A. Williams, Istvan Novak

An Efficient Time-Domain Method for the Analysis and Design of the Decoupling Networks in High-Speed Printed Circuit Boards 1124
M.S. Zhang, Y.S. Li, L.P. Li

The Application of High-Speed Serial Interfaces to Highly Sensitive EMI Applications .... N/A
A. Sanders, T. Eichler, B. Pilgram, D. Wenzel

Control of Electromagnetic Radiation from Integrated Circuit Heat Sinks 1149
Syed Bokhari, Cristian Tudor

Common Mode EMI from Disk Drive Gigabit Serial Interfaces .... N/A
R. Pavlak, C. Herrick

EMI from Multi-Gigabit SerDes Differential Pairs 1166
Philippe Sochoux, Alpesh Bhobe, Jinghan Yu, Morris Hsu

Characterization and Focus Calibration of ATE Systems for High-Speed Digital Applications 1189
Jose Moreira, Bernhard Roth

Volume 3

A Comparison of Fixture Removal Methods for Characterization of Differential PCB Channels 1214
Weiping Hou, Ji Daobin, Hu Peng, Li Quanli

High-Performance and Cost-Effective Time-Domain TRL Calibration Technique for High-Speed PWC Characterization and Qualification 1231
Hongxia Ning, Brice Achkir

Guidelines for Multiport and Mixed-Mode S-Parameter Measurements in High-Speed Interconnection Design 1249
Don DeGroot

Contactless Vector Network Analysis – A New Approach for S-Parameter Measurements 1266
Thomas Zelder, Bernd Geck, Ilona Rolfes, Bernhard Rosenberger

Measurement-Assisted Electromagnetic Extraction of Interconnect Parameters on Low-Cost FR–4 boards for 6–20 Gbps Applications 1290
Yuriy Shlepnev, Alfred Neves, Tom Dagostino, Scott McMorrow

VNA Characterization of Cable Assemblies for Supercomputer Applications 1318
Greg Edlund, Jay Diepenbrock, Mike Resso

Characterizing Non-Standard Impedance Channels with 50 Ohm Instruments 1340
Julian Ferry, O. J. Danzy, Jim Nadolny, Mike Resso

Application of Launch Point Extrapolation Technique to Measure Characteristic Impedance of High-Frequency Cables with TDR 1365
Luis Navarro, Timothy Chairet, Eugene Mayevskiy

Platform Validation Using Intel® IBIST 1389
Stephanie Akimoff

Characterizing Jitter Transfer in Clock Circuits 1408
Michael Schnecker, Martin Miller

Active Cancellation of Noise Coupling in Mixed-Signal Integrated Circuits: Methodology, Design Examples, and Experimental Results 1429
Cosmin Iorga

Fully Analytical Methodology for Fast End-to-End Link Analysis on Complex Printed Circuit Boards including Signal and Power Integrity Effects 1450
Xiaoxiong Gu, Francesco de Paulis, Renato Rimolo-Donadio, Ketan Shringarpure, Yaojiang Zhang, Bruce Archambeault, Sam Connor, Young H. Kwark, Mark B. Ritter, Jun Fan, Christian Schuster

De-Embed Probe with New Switched Load Tip Technology 1468
John Pickerd, Bill Hagerup, Kan Tan

Verify Your Signal Integrity Margins: De-Embedding of Fixtures and Probing in a Real-Time Digital Oscilloscope 1492
Jim Choate

Utilizing Electronic Dispersion Compensation (EDC) and Embedded Waveform Viewing Technologies in Next-Generation Backplanes 1516
George Noh, Ahmet Balcioglu, Juan Garza

Noise Injection for Design Analysis and Debugging 1530
Douglas Smith

Leveraging Probe De-Embedding Technique for Multi-Gigabit FPGA Package Characterization..........1543
Alan Liu, Chris Wyland, Paul Wu

Crosstalk Amplification by Resonance..........1554
Vishram Pandit, Woong Hwan Ryu

40 Gbps Pre-Emphasized Serializer, Equalizer, and CDR CMOS Circuit Design with Full Channel Simulation..........1568
Daniel Wu

Web 2.0 Tools for Engineers..........1589
Lorenzo Freschet

Modeling Design Services for Improving Service Delivery Effectiveness..........1599
Moises Cases, Douglas Bodner, Bhyrav Mutnury, William Rouse

Business Considerations for Systems with RAM-Based FPGA Configuration..........N/A
C.J. Clark

Practical Techniques for Understanding, Modeling, and Efficintly Suppressing the Noise Coupling Through Chip, Package, and PCB in Mixed-Signal Integrated Circuits and Systems-on-Chip..........1615
C. Iorga

Advances in Gigabit Channel Measurement-Based Characterization and Simulation..........1652
Dima Smolyansky

Understanding Grounding Concepts in EM Simulators-What the Signal Integrity Engineer Needs to Know..........1720
J. Dunn

Power Distribution Planes: To Split or Not to Split..........1753
B. Archambeault, E. Bogatin, M. Steinberger, M. Swaminathan, I. Novak

Author Index