

Designcon 2009

**Santa Clara, California
2-5 February 2009**

Volume 1 of 3

ISBN: 978-1-61567-049-9

Printed from e-media with permission by:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571



Some format issues inherent in the e-media version may also appear in this print version.

Copyright© (2009) by International Engineering Consortium
All rights reserved.

Printed by Curran Associates, Inc. (2009)

For permission requests, please contact International Engineering Consortium
at the address below.

International Engineering Consortium
300 W. Adams Street
Suite 1210
Chicago, IL 60606-5114

Phone: (312) 559-4100
Fax: (312) 559-4111

info@iec.org

Additional copies of this publication are available from:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: 845-758-0400
Fax: 845-758-2634
Email: curran@proceedings.com
Web: www.proceedings.com

TABLE OF CONTENTS

Volume 1

A Case Study: Critical Area and Critical Feature Analysis of Production 90 nm Designs at LSI Corporation	1
<i>Mark Ward, David Abercrombie, Cosmin Cazan, Milind Sonawane</i>	
Equation-Based DRC: A Novel Approach to Resolving Complex nm Design Issues	18
<i>David Abercrombie, John Ferguson</i>	
A Self Adaptable Slew Rate Control, Variable Power Supply Output Buffer for Embedded Microcontroller Applications with EMI Improvement Using Geometric-Load Slew Factor Approach	N/A
<i>R. Maltione, A. Olmos, A. Boas, E. Silva</i>	
Design Space Exploration for High-Performance Signal-Processing Hardware Using ESL Design Methodology	32
<i>Nitin Chawla, Pierre Busson, Thierry Michel, Gagan Midha, Harvinder Singh</i>	
Analog Chip-Level Behavioral Modeling Using SVM Kernel-Based Data Mining Techniques	53
<i>Hui Li, Rajesh Berigei, Sury Maturi, Li Wang</i>	
Method and Apparatus of Continuous PLL Adaptation to Variable Reference Input Frequency	66
<i>Tim Hoang, Kazi Asaduzzaman, Sergey Shumarayev, Mian Smith, Leon Zheng</i>	
High-Speed SerDes Design and Verification using an EDA-based Silicon-Accurate Behavioral Modeling and Simulation Methodology	77
<i>Jeremy Popp, Roger Brees, Richard Shi, Warren Snapp, Ying Wei</i>	
Multivariate Multi-Objective Analog Design Optimization Using High-Level Analog Test Benches	94
<i>Jang Dae Kim</i>	
Formal Verification of Multi-Level Model System Using UPF	110
<i>Ravi Surepeddi</i>	
Using a Memory Access Pattern Test Suite to Predict System Performance	131
<i>Raghavan Menon</i>	
Achieve Higher Performance and Lower Power Consumption for Mass Storage Designs with SATA Device IP	146
<i>Mick Posner</i>	
Configurable DAC for Mixed-Signal SoC Integration with Maximum Design Reusability	164
<i>Lior Amarilio, Ran Rosenzweig</i>	
Intellectual Property – Fraud Protection	185
<i>Chris Jensen, Raminderpal Singh</i>	
Toward Harnessing the True Potential of IP Reuse	201
<i>Rajeev Ranjan, Homayoon Akhiani, Yann Antonioli, Craig Deaton, Norris Ip, Lawrence Loh</i>	
C++ IP Design and Reuse	220
<i>Andres Takach, David Burnette, Michael Fingeroff</i>	
Skeleton, an Approach to Maximize Reuse across Multiple Product Families	235
<i>Stefan Doll, Michael Rohleder, Joachim Fader, Frank Lenke, Thomas Luedeke, Harald Luepken</i>	

Worst-Case Switching Pattern for Core Noise Analysis	258
<i>Wheling Cheng, Shen Lin, Aweek Sarkar, Ji Zheng</i>	
System IO Planning and Design Feasibility – Challenges and Solutions	273
<i>Kevin Rinebold</i>	
Feasibility of Multi-Gigabit Memory Interface in LQFP Packages	284
<i>Joong-Ho Kim, Wendem Beyene, Dan Oh, Ralf Schmitt, Arun Vaidyanath, Chuck Yuan</i>	
Broadband Methodology for Power Distribution System Analysis of Chip, Package, and Board for High-Speed IO Design	305
<i>Hsing-Chou Hsu, Chi-Hsing Hsu, Jack Lin</i>	
Design Optimization of High-Speed Digital Systems	319
<i>Moises Cases, Bhyrav Mutnury, Nam Pham, Navraj Singh</i>	
Time and Frequency Analysis of Signal Noise as a Function of Power Noise and Vice Versa of a Microcontroller (?C) Plus Its Packaging (LQFP+PCB)	337
<i>Ekkehard Miersch, Mehmet Goekcen, Thomas Steinecke</i>	
SSO Noise, Eye Margin, and Jitter Characterization for I/O Power Integrity	350
<i>Vishram Pandit, Myoung Choi, Hsiao-ching Chuang, Ashish Pardiwala, Ruhul Quddus</i>	
The Effects of Chip and Board Behavior on Package-Centric, System-Aware Power Delivery Design	371
<i>Virenda Adsure, Jiang Li, Long Wang</i>	
Common-Mode Effects on Multigigabit-per-Second Interconnects	382
<i>Brian Kirk, Jason Chan, Tom Cohen, Jose Paniagua</i>	
A Simple Via Experiment	403
<i>Michael Steinberger, Chong Ding, Stephen Scarce, Douglas White</i>	
Bounding the Glass Weave Effect through Simulation	425
<i>Thomas Buck, Chris Herrick, Ruihua Ding</i>	
Power Integrity Effects of High Density Interconnect (HDI)	441
<i>Happy Holden, Patrick Carrier</i>	
Achieving 100 Percent PCB/Substrate-Level ESD Protection to 30 KV Using VSD™ Nano-Composites	460
<i>Franz Gisin, Lex Kosowski</i>	
Advances in Plating Technology	468
<i>Thomas Bresnan</i>	
Analysis of Crosstalk between Signals Routed over Discontinuous Reference Plane	N/A
<i>Mustafa Yousuf, Brahim Bensalem, Naveid Rahmatullah</i>	
Incorporating SSN Analysis in Constraint-Based System Design	479
<i>Joshua Fender, Navid Azizi</i>	
Analyzing Signal and Power Integrity Limitations for Mobile Memory Systems in PoP Environments	497
<i>Ralf Schmitt, June Feng, Joong-Ho Kim, Dan Oh, Chuck Yuan</i>	
A Study of Transmission Technology to Support 25 Gbps Serial Signaling for Parallel Architectures in Multi-Board Coplanar PCB Systems	N/A
<i>D. Brunker, J. Comerci, T. Gregori, M. Neumann, J. Squire</i>	
Clock Jitter Reduction in High-Speed Interfaces	518
<i>Gary Yip, Ken Chang, David Nguyen, Chuck Yuan</i>	
The Design and Signal Integrity Analysis of a Tbps Memory System	533
<i>Wendem Beyene, Chris Madden, Namhoon Kim</i>	

Optimizing Connector Models for Signal Integrity Use	555
<i>Dennis Miller, Michael Brownell, John Lynch</i>	
Practical Analysis of Backplane Vias for 5 Gbps and Above	569
<i>Eric Bogatin, Sanjeev Gupta, Mike Resso, Bert Simonovich</i>	
Performance Calibration of High-Speed Serial Links	593
<i>Bilal Ahmad, Jayanthi Natarajan, Eric Tran</i>	
Volume 2	
A Signal Integrity Comparison of 25 Gbps Backplane Systems Using Varying High-Density Connector Performance Levels	611
<i>Chad Morgan</i>	
New Serial Link Simulation Process, 6 Gbps SAS Case Study	634
<i>Donald Telian, Ravinder Ajmani, Kent Dramstad, Adge Hawes, Paul Larson</i>	
Development of USB3 Interconnects – Compatible Extension into Multi-Gigabit Bandwidth Performance	659
<i>Joseph Ortega, Gary Biddle, Yun Ling, Chong Yi</i>	
Crosstalk in High-Speed Via Pin Fields Including the Impact of Power Distribution Structures	673
<i>Gustavo Blando, Jason Miller, Istvan Novak, Douglas Winterberg</i>	
Methodology of Characterizing Chip-to-Chip Serial Interconnects with AC Coupling Capacitors	697
<i>Wheling Cheng, LuisSergio Boluna, John Fisher, Gurpreet Hundal, Susmita Mutsuddy</i>	
How Long Is Too Long? A Via Stub Electrical Performance Study	709
<i>Michael Rowlands, Jianzhuang Huang</i>	
BER Performances for High-Speed Serial Link Systems Estimated by Using a Quasi-Analytical Method	N/A
<i>Dingqing Lu, Huang Chunxing, Xiaoqing Dong</i>	
Interconnect Design Optimization and Characterization for Advanced High-Speed Backplane Channel Links	727
<i>Peerouz Amleshi, David Bruncker, Brian Hauge, John Laurx, Merrick Moeller</i>	
The Use of Optimization in Signal Integrity Performance-Centric High Speed Digital Design Flows	765
<i>Brahim Bensalem, Sanjeev Gupta, Lihua Wang</i>	
Quantifying Crosstalk-Induced Jitter in Multi-Lane Serial Data Systems	782
<i>Martin Miller, Michael Schneckner</i>	
Analysis of Random Noise and the Effect of Band-Limited Noise on Stressed-Eye Receiver Tolerance Tests	804
<i>Ransom Stephens, Marcus Mueller</i>	
A New Physical Mechanism-Based Jitter Classification Method and Its Applications	825
<i>Mike Li</i>	
Comparison of BER Estimation Methods That Account for Crosstalk	839
<i>Michael Steinberger, Barry Katz, Walter Katz, Todd Westerhoff</i>	
Noise and Jitter Analysis for PLL–Based Frequency Synthesizer	862
<i>Yu Zhu, Jianwei Sun, Andrew Li, Dan Feng, Helene Thibieroz</i>	
Adaptive Transmit Equalization for Hybrid Optical-Electrical Links Operating at Speeds up to 17.0 GBd	885
<i>Adam Healey, Pervez Aziz</i>	

Pseudo-Differential Vector Signaling for Noise Reduction in Single-Ended Signaling Systems	909
<i>Dan Oh, Aliazam Abbasfar, Lei Luo, Joong-Ho Kim, Ralf Schmitt, Fred Ware, John Wilson, Chuck Yuan</i>	
New Methods of Measuring the Performance of Equalized Serial Data Links and Correlation of Performance Measures across the Design Flow, from Simulation to Measurement, and Final BER Tests	931
<i>Pavel Zivny, Maria Agoston, John Carlson, Vladimir Dmitriev-Zdorov, Steven McKinney, Anthony Torza</i>	
Statistical Analog Front-End and Decision Feedback Equalization	956
<i>Mohammad Mobin</i>	
40/100 Gbps Transmission over Copper: Myths and Realities	980
<i>Ali Enteshari, Mohsen Kavehrad</i>	
FPGA/ASIC Pre-Driver PDN SSN and Its Impact on SSJ	995
<i>Hui Liu, Xiaohong Jiang, Hong Shi</i>	
A Novel Methodology to Handle the Layout Constraints for Designing an Optimal Power Delivery Network	1005
<i>Praveen Pai, Julius Delino, Ramaswamy Parthasarathy</i>	
Maximizing Performance of System-Level Decoupling Solutions by Decoupling Capacitor Selection and Placement Analysis and Verification	N/A
<i>J. Montanez, J. Maldonado, T. Viruchapunt</i>	
Power-Gating Design Tradeoffs and Considerations for Production of Low-Power Designs	1015
<i>Kaijian Shi</i>	
Voltage Regulator Module and Power Distribution Network Optimization	1042
<i>Nam Pham, Moises Cases, Tae Hong Kim, Erdem Matoglu, Bhyrav Mutnury</i>	
PCB Power Delivery Optimizations for the Cost-Driven Era	N/A
<i>S. Weir, T. Dagostino</i>	
Switching Voltage Regulator Noise Coupling Analysis for Printed Circuit Board Systems	1057
<i>Amy Luoh, Gene Garrison, Jon Powell</i>	
Prediction and Measurement of Supply Noise-Induced Jitter in High-Speed I/O Interfaces	1074
<i>Hai Lan, Ralf Schmitt, Qi Xiaoning, Chuck Yuan</i>	
Examining the impact of split planes on signal and power integrity	1099
<i>Jason Miller, Gustavo Blando, Roger Dame, K. Barry A. Williams, Istvan Novak</i>	
An Efficient Time-Domain Method for the Analysis and Design of the Decoupling Networks in High-Speed Printed Circuit Boards	1124
<i>M.S. Zhang, Y.S. Li, L.P. Li</i>	
The Application of High-Speed Serial Interfaces to Highly Sensitive EMI Applications	N/A
<i>A. Sanders, T. Eichler, B. Pilgram, D. Wenzel</i>	
Control of Electromagnetic Radiation from Integrated Circuit Heat Sinks	1149
<i>Syed Bokhari, Cristian Tudor</i>	
Common Mode EMI from Disk Drive Gigabit Serial Interfaces	N/A
<i>R. Pavlak, C. Herrick</i>	
EMI from Multi-Gigabit SerDes Differential Pairs	1166
<i>Philippe Sochoux, Alpesh Bhobe, Jinghan Yu, Morris Hsu</i>	

Characterization and Focus Calibration of ATE Systems for High-Speed Digital Applications	1189
<i>Jose Moreira, Bernhard Roth</i>	

Volume 3

A Comparison of Fixture Removal Methods for Characterization of Differential PCB Channels	1214
<i>Weiping Hou, Ji Daobin, Hu Peng, Li Quanli</i>	

High-Performance and Cost-Effective Time-Domain TRL Calibration Technique for High-Speed PWC Characterization and Qualification	1231
<i>Hongxia Ning, Brice Achkir</i>	

Guidelines for Multiport and Mixed-Mode S-Parameter Measurements in High-Speed Interconnection Design	1249
<i>Don DeGroot</i>	

Contactless Vector Network Analysis – A New Approach for S-Parameter Measurements	1266
<i>Thomas Zelder, Bernd Geck, Ilona Rolfes, Bernhard Rosenberger</i>	

Measurement-Assisted Electromagnetic Extraction of Interconnect Parameters on Low-Cost FR-4 boards for 6–20 Gbps Applications	1290
<i>Yuriy Shlepnev, Alfred Neves, Tom Dagostino, Scott McMorrow</i>	

VNA Characterization of Cable Assemblies for Supercomputer Applications	1318
<i>Greg Edlund, Jay Diepenbrock, Mike Resso</i>	

Characterizing Non-Standard Impedance Channels with 50 Ohm Instruments	1340
<i>Julian Ferry, O. J. Danzy, Jim Nadolny, Mike Resso</i>	

Application of Launch Point Extrapolation Technique to Measure Characteristic Impedance of High-Frequency Cables with TDR	1365
<i>Luis Navarro, Timothy Chairret, Eugene Mayevskiy</i>	

Platform Validation Using Intel® IBIST	1389
<i>Stephanie Akimoff</i>	

Characterizing Jitter Transfer in Clock Circuits	1408
<i>Michael Schneckner, Martin Miller</i>	

Active Cancellation of Noise Coupling in Mixed-Signal Integrated Circuits: Methodology, Design Examples, and Experimental Results	1429
<i>Cosmin Iorga</i>	

Fully Analytical Methodology for Fast End-to-End Link Analysis on Complex Printed Circuit Boards including Signal and Power Integrity Effects	1450
<i>Xiaoxiong Gu, Francesco de Paulis, Renato Rimolo-Donadio, Ketan Shringarpure, Yaojiang Zhang, Bruce Archambeault, Sam Connor, Young H. Kwark, Mark B. Ritter, Jun Fan, Christian Schuster</i>	

De-Embed Probe with New Switched Load Tip Technology	1468
<i>John Pickerd, Bill Hagerup, Kan Tan</i>	

Verify Your Signal Integrity Margins: De-Embedding of Fixtures and Probing in a Real-Time Digital Oscilloscope	1492
<i>Jim Choate</i>	

Utilizing Electronic Dispersion Compensation (EDC) and Embedded Waveform Viewing Technologies in Next-Generation Backplanes	1516
<i>George Noh, Ahmet Balcioglu, Juan Garza</i>	

Noise Injection for Design Analysis and Debugging	1530
<i>Douglas Smith</i>	

Leveraging Probe De-Embedding Technique for Multi-Gigabit FPGA Package Characterization	1543
<i>Alan Liu, Chris Wyland, Paul Wu</i>	
Crosstalk Amplification by Resonance	1554
<i>Vishram Pandit, Woong Hwan Ryu</i>	
40 Gbps Pre-Emphasized Serializer, Equalizer, and CDR CMOS Circuit Design with Full Channel Simulation	1568
<i>Daniel Wu</i>	
Web 2.0 Tools for Engineers	1589
<i>Lorenzo Freschet</i>	
Modeling Design Services for Improving Service Delivery Effectiveness	1599
<i>Moises Cases, Douglas Bodner, Bhyrav Mutnury, William Rouse</i>	
Business Considerations for Systems with RAM-Based FPGA Configuration	N/A
<i>C.J. Clark</i>	
Practical Techniques for Understanding, Modeling, and Efficiently Suppressing the Noise Coupling Through Chip, Package, and PCB in Mixed-Signal Integrated Circuits and Systems-on-Chip	1615
<i>C. Iorga</i>	
Advances in Gigabit Channel Measurement-Based Characterization and Simulation	1652
<i>Dima Smolyansky</i>	
Understanding Grounding Concepts in EM Simulators-What the Signal Integrity Engineer Needs to Know	1720
<i>J. Dunn</i>	
Power Distribution Planes: To Split or Not to Split	1753
<i>B. Archambeault, E. Bogatin, M. Steinberger, M. Swaminathan, I. Novak</i>	
Author Index	