

9th International Seminar on Power Semiconductors 2008

(ISPS 2008)

IET Seminar Digests 2008/02

**Prague, Czech Republic
27-29 August 2008**

ISBN: 978-1-61567-344-5

Printed from e-media with permission by:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571



Some format issues inherent in the e-media version may also appear in this print version.

Copyright© (2008) by the Institution of Engineering and Technology
All rights reserved.

Printed by Curran Associates, Inc. (2009)

For permission requests, please contact the Institution of Engineering and Technology
at the address below.

Institution of Engineering and Technology
P. O. Box 96
Stevenage, Hertfordshire
U.K. SG1 2SD

Phone: 01-441-438-767-328-328
Fax: 01-441-438-767-328-375

www.theiet.org

Additional copies of this publication are available from:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: 845-758-0400
Fax: 845-758-2634
Email: curran@proceedings.com
Web: www.proceedings.com

TABLE OF CONTENTS

Power Semiconductors in the Electronics Roadmap	1
<i>M. Penn</i>	
Potentials, Limitations, and Trends in High Voltage Silicon Power Semiconductor Devices	3
<i>S. Linder</i>	
Virtual Experiments with Power Devices Using Predictive Simulation	13
<i>G. Wachutka</i>	
Silicon Limit Electrical Characteristics of Power Devices and Ics	17
<i>A. Nakagawa, Y. Kawaguchi, K. Nakamura</i>	
Smart Power SoC: Challenges and Solutions to Integrate Power Drivers in Advanced CMOS Technologies	26
<i>M. Tack, P. Moens</i>	
Time-Resolved Investigation on the Internal Carrier Distribution in 4 H-SiC Pin Diodes By Laser Absorption Experiments	31
<i>D. Werber, G. Wachutka</i>	
Local Donor Doping By Proton Implantation in P+NN+ Diodes Fabricated on Different Silicon Substrates	38
<i>V. Komarnitsky, P. Hazdra</i>	
Theoretical Evaluation of Maximum Doping Concentration, Breakdown Voltage and On-State Resistance of Field-Plate Compensated Devices	44
<i>I. Pawel, R. Siemieniec, M. Born</i>	
Improvement of the Surface of Buffer Region of AlGaIn/GaN Heterostructure by Employing the SiO₂ Deposition	51
<i>Young-Hwan Choi, Jiyong Lim, Kyu-Heon Cho, Young-Shil Kim, Min-Koo Han</i>	
Layered Metal and Highly Doped MBE Si Contacts for 4H-SiC Power Devices	55
<i>M.R. Jennings, A. Perez-Tomas, P.M. Gammon, M. Davis, T.P. Chow, P.A. Mawby</i>	
Single Crystal Diamond Schottky Diodes - Practical Design Considerations for Enhanced Device Performance	59
<i>S.J. Rashid, F. Udrea, D.J. Twitchen, R.S. Balmer, G.A.J. Amaratunga</i>	
P-i-N Diode with Buried Low Doped P-Layer: Impact of Radiation Enhanced Diffusion from Sputtered Palladium on Device Parameters	65
<i>J. Vobecky, V. Zahlava, V. Komarnitsky</i>	
Comparison Between 3.3kV 4H-SiC Schottky and Bipolar Diodes	70
<i>P. Brosseletard, M. Berthou, J. Hassan, X. Jorda, J.P. Bergman, J. Montserrat, P. Godignon, J. Millan</i>	
Non-Uniform Platinum Profiles in Diodes: Experimental Extraction and Influence on the Switching Behaviour	75
<i>F.J. Niedernostheide, F. Hille, H.J. Schulze</i>	
The Controlled Punch Through (CPT) IGBT the Next Step in Buffer Optimization for Thin Wafer Technology	80
<i>J. Vobecky, M. Rahimo, A. Kopta, S. Linder</i>	
Failure Precursors for Insulated Gate Bipolar Transistors (IGBTs)	85
<i>N. Patil, D. Das, K. Goebel, M. Pecht</i>	
3.3 kV IGBTs with an Integrated Anode Voltage Sensor	91
<i>C. Caramel, P. Austin, J.L. Sanchez, E. Imbernon, J. Legal, S. Hidalgo, D. Flores, J. Rebollo, J. Millan, J. Saiz, M. Mermet-Guyennet</i>	
Investigation on Split-Gate RSO MOSFET for 30 V Breakdown	97
<i>C.F. Tong, P.A. Mawby, J.A. Covington, A. Perez-Tomas</i>	
Negative Bias Temperature Stress and Annealing Effects in P-Channel Power VDMOSFETs	102
<i>D. Dankovic, I. Manic, V. Davidovic, S. Djoric-Veljkovic, S. Golubovic, N. Stojadinovic</i>	
Analysis of Field-Plate LDMOS Devices for RF Applications	108
<i>I. Cortes, D. Flores, F. Morancho, S. Hidalgo, J. Rebollo</i>	
Scaling of Temperature Sensors for Smart Power MOSFETs	114
<i>D. Dibra, C. Kadow, M. Pfost, N. Kriskche, A. Lindemann, J. Lutz, M. Stecher</i>	
Integrated Submicron Switching Transistor Breaking the Si Limit at 100 V	121
<i>B. Desoete, P. Moens, J. Roig, J. Meersman, P. Vanmeerbeek, C. Goessens, J. Baele, E. De Backer, F. Bauwens, M. Tack</i>	
Intelligent Power Module with Integrated SOI Gate Driver IC for Medium Power Applications	125
<i>M. Rossberg, R. Herzer, B. Vogler</i>	

Self-Heating Effects on Hot Carrier Reliability in High-Voltage 0.35 μm Lateral PMOS Transistor	132
<i>S. Carniello, J.M. Park, H. Enichlmair, R. Minixhofer</i>	
A Novel n-Si/n-SiC Hetero-Junction Power Diode	138
<i>M. Lodzinski, N. Jankovic, O.J. Guy, P.M. Holland, P. Igc</i>	
Novel MOS-Gated Thyristor 4-Terminal Device Particularly Suited for High-Current and High-Frequency Applications	142
<i>C. Ronsisvalle, V. Enea, G. Belverde</i>	
Radiation Enhanced Diffusion of Implanted Palladium in a High-Power P-i-N Diode	146
<i>J. Vobecky, V. Zahlava, V. Komarnitsky</i>	
Advanced Design of AlGaIn/GaN HEMTs Employing Mesa Field Plate for High Breakdown Voltage	151
<i>Kyu-Heon Cho, Young-Hwan Choi, Jiyong Lim, Young-Shil Kim, Min-Koo Han</i>	
A Chopper Circuit with Current Injection Technique for Increasing Operating Frequency	155
<i>S. Eio, N.Y.A. Shammis</i>	
Low Leakage Current Circular AlGaIn/GaN Schottky Barrier Diode	159
<i>Jiyong Lim, Young-Hwan Choi, Sun-Jae Kim, Kyu-Heon Cho, Young-Shil Kim, Min-Koo Han</i>	
Boundary Condition Adaptive Thermal Compact Models for Multi-Cooling Surfaces and Multi-Heat Sources Power Packages	163
<i>P. Tounsi, F. Madrid, W. Habra, J. Nowakowski</i>	
Analysis of Power Devices Breakdown Behaviour by Ion Beam and Electron Beam Induced Charge Microscopy	169
<i>R. Siemieniec, A. Pugatschow, C. Geissler, H.J. Schulze, F.J. Niedernostheide, R. Heiderhoff, L.J. Balk</i>	
Simple Design Support Method for Thermal Reliability of BGA Packages	176
<i>K. Saji, Qiang Yu, T. Shibutani</i>	
Status & Trends of Devices Technology for Cryogenic Power Electronics	182
<i>K. Leong, A. Bryant, P. Mawby</i>	
Effects of Metallisation and Bondfeets in 3.3 kV Free-Wheeling Diodes at Surge Current Conditions	189
<i>B. Heinze, R. Baburske, J. Lutz, H.-J. Schulze</i>	
The Influence of Field- and Diffusion-Current Components on the Charge-Carrier Plasma Dynamics During Turn-Off Process of P+-N--N+ Diodes	195
<i>R. Baburske, B. Heinze, J. Lutz, F.J. Niedernostheide</i>	
A Current and Voltage Bidirectional IGBT Based on a Si/Si Wafer Bonding Technique	201
<i>H. Tahir, A. Bourennane, J.L. Sanchez, M. Breil, P. Austin</i>	
Statistical Analysis of the Serial Connected Diode Chain Under Reverse Bias Devices	208
<i>D. Samal, B. Kojecy, V. Papez</i>	
SVMOS - A New Solution for Power MOSFET Transistor	213
<i>Z. Lisik, J. Podgorski, L. Ruta, J. Szmidt</i>	
New High Voltage Partial SOI Technology for Smart-Power Applications	217
<i>P. Igc, N. Jankovic</i>	
Analytical Models for the Surface Electrical Field and Temperature Distribution of PB-PSOI Devices	222
<i>Weifeng Sun, Shan Gao, Longxing Shi, Junning Chen</i>	
200 V FLYMOSFET Design Impact on Electrical Performances and Innovating Floating Islands Monitor	227
<i>Y. Weber, J.M. Reynes, F. Morancho, C.W. Ye, E. Stefanov, I. Deram, A. Deram</i>	
SPICE Modeling of PT IGBT Thermal Behavior	232
<i>N. Jankovic, P. Igc</i>	
Analysis of the Electro-Thermal Behavior of DMOS Transistor Structure During Multi-Pulse UIS Test	237
<i>J. Marek, D. Donoval, A. Vrbicky, P. Beno, A. Chvala, T. Kosik</i>	
Analysis of the Doping Fluctuation on Robustness of ESD Protection Devices	243
<i>A. Chvala, D. Donoval, P. Beno, J. Marek, T. Kosik</i>	
New Self-Controlled and Self-Protected Integrated Power Switch	249
<i>F. Capy, M. Breil, F. Richardeau, A. Bourennane, J.P. Laur, J.L. Sanchez</i>	
Evolution of an Integrated Short-Circuits Protection Structure: A Specific LDMOS Transistor for a Monolithic Integration	255
<i>J. Le Gal, C. Caramel, A. Bourennane, J.L. Sanchez, M. Breil, P. Austin, J. Saiz, M. Mermet</i>	
SPICE Modelling of the Superjunction IGBT	260
<i>M. Antoniou, F. Udrea, F. Bauer</i>	
Smart Power IC Design Methodology Based on a New Figure of Merit (FOM) for Standard CMOS Technology	266
<i>A. Yoo, M. Chang, O. Trescases, Wai Tung Ng</i>	
Electrothermal Model of the Controller UCC3800	270
<i>K. Gorecki, J. Zarebski</i>	

Power MOSFETs Bias Voltage Temperature Stabilization	275
<i>V. Papez, P. Hrzina</i>	
Development of a Compact Model of the GaN HEMT for Power Switching Applications	280
<i>A.T. Bryant, G.J. Roberts, P.A. Mawby</i>	
Author Index	