

2009 20th IEEE International Conference on Application-specific Systems, Architectures and Processors

(ASAP 2009)

**Boston, MA, USA
07-09 July 2009**



**IEEE Catalog Number: CFP09063-PRT
ISBN: 978-1-4244-4552-3**

2009 20th IEEE International Conference on Application-specific Systems, Architectures and Processors

ASAP 2009

Table of Contents

Message from the ASAP '09 General and Technical Program
Chairs
Organizing Committee

Session 1: Arithmetic

Division Unit for Binary Integer Decimals	1
<i>Tomás Lang and Alberto Nannarelli</i>	
A Combined Decimal and Binary Floating-Point Multiplier	8
<i>Charles Tsen, Sonia González-Navarro, Michael Schulte, Brian Hickmann, and Katherine Compton</i>	
Parallel Prefix Ling Structures for Modulo 2^n-1 Addition	16
<i>Jun Chen and James E. Stine</i>	

Session 2: FPGA Applications

A FPGA-based Parallel Architecture for Scalable High-Speed Packet Classification	24
<i>Weirong Jiang and Viktor K. Prasanna</i>	
Implementing a Highly Parameterized Digital PIV System on Reconfigurable Hardware	32
<i>Abderrahmane Bennis, Miriam Leeser, and Gilead Tadmor</i>	

Session 3: Media and Image Processing

Improving VLIW Processor Performance Using Three-Dimensional (3D) DRAM Stacking	38
<i>Yangyang Pan and Tong Zhang</i>	
Specialization of the Cell SPE for Media Applications	46
<i>Cor Meenderinck and Ben Juurlink</i>	
A Massively Parallel Coprocessor for Convolutional Neural Networks	53
<i>Murugan Sankaradas, Venkata Jakkula, Srihari Cadambi, Srimat Chakradhar, Igor Durdanovic, Eric Cosatto, and Hans Peter Graf</i>	

Session 4: FPGA Applications II

An FPGA-based Parallel Hardware Architecture for Real-Time Face Detection Using a Face Certainty Map	61
<i>Seunghun Jin, Dongkyun Kim, Thuy Tuong Nguyen, Bongjin Jun, Daijin Kim, and Jae Wook Jeon</i>	
Accelerating a Virtual Ecology Model with FPGAs	67
<i>Julien Lamoureux, Tony Field, and Wayne Luk</i>	
Parallelized Architecture of Multiple Classifiers for Face Detection	75
<i>Junguk Cho, Bridget Benson, Shahnam Mirzaei, and Ryan Kastner</i>	

Session 5: Arithmetic and Cryptography

Design and Implementation of a Radix-4 Complex Division Unit with Prescaling	83
<i>Pouya Dormiani, Miloš D. Ercegovac, and Jean-Michel Muller</i>	
A Low Power High Performance Radix-4 Approximate Squaring Circuit	91
<i>Satyendra R. Datla, Mitchell A. Thornton, and David W. Matula</i>	
A Novel Processor Architecture for McEliece Cryptosystem and FPGA Platforms	98
<i>Abdulhadi Shoufan, Thorsten Wink, Gregor Molter, Sorin Huss, and Falko Strentzke</i>	

Session 6: Application-Specific Integrated Circuits

An Input Triggered Polymorphic ASIC for H.264 Decoding	106
<i>Adarsha Rao, Mythri Alle, Sainath V, Reyaz Shaik, Rajashekhar Chowhan, S. Sankaraiah, Sravanthi Mantha, S. K. Nandy, and Ranjani Narayan</i>	
A Power-Scalable Switch-Based Multi-processor FFT	114
<i>Bassam Jamil Mohd and Earl E. Swartzlander Jr.</i>	

Session 7: Computational Biology

MSA-CUDA: Multiple Sequence Alignment on Graphics Processing Units with CUDA	121
<i>Yongchao Liu, Bertil Schmidt, and Douglas L. Maskell</i>	
Parallel Discrete Event Simulation of Molecular Dynamics Through Event-Based Decomposition	129
<i>Martin C. Herbordt, Md. Ashfaquzzaman Khan, and Tony Dean</i>	
NeMo: A Platform for Neural Modelling of Spiking Neurons Using GPUs	137
<i>Andreas K. Fidjeland, Etienne B. Roesch, Murray P. Shanahan, and Wayne Luk</i>	

Session 8: Tools and Design Aids

Constraint-Driven Instructions Selection and Application Scheduling in the DURASE system	145
<i>Kevin Martin, Christophe Wolinski, Krzysztof Kuchcinski, Antoine Floch, and Francois Charot</i>	
A System Framework for the Design of Embedded Software Targeting Heterogeneous Multi-core SoCs	153
<i>Xavier Guérin and Frédéric Pétrot</i>	
Impact of Loop Tiling on the Controller Logic of Acceleration Engines	161
<i>Hritam Dutta, Jiali Zhai, Frank Hannig, and Jürgen Teich</i>	

Session 9: Application-Specific Instruction Processors

Evaluating Various Branch-Prediction Schemes for Biomedical-Implant Processors	169
<i>Christos Strydis and Georgi N. Gaydadjiev</i>	
Low-Power ASIP Architecture Exploration and Optimization for Reed-Solomon Processing	177
<i>Andreas Genser, Christian Bachmann, Christian Steger, Jos Hulzink, and Mladen Berekovic</i>	
Scalar Processing Overhead on SIMD-Only Architectures	183
<i>Arnaldo Azevedo Filho and Ben Juurlink</i>	

Posters

Integral Parallel Architecture & Berkeley's Motifs	191
<i>Mihaela Malița and Gheorghe Ștefan</i>	
Application Specific Transistor Sizing for Low Power Full Adders	195
<i>Fatemeh Eslami, Amiralı Baniyasi, and Mostafa Farahani</i>	
Reconfigurable SWP Operator for Multimedia Processing	199
<i>Shafqat Khan, Emmanuel Casseau, and Daniel Menard</i>	
Filtering Global History: Power and Performance Efficient Branch Predictor	203
<i>Raid Ayoub and Alex Orailoglu</i>	
Efficient Implementation of Carry-Save Adders in FPGAs	207
<i>Javier Hormigo, Manuel Ortiz, Francisco Quiles, Francisco J. Jaime, Julio Villalba, and Emilio L. Zapata</i>	
Acceleration of Multiresolution Imaging Algorithms: A Comparative Study	211
<i>Richard Membarth, Philipp Kutzer, Hritam Dutta, Frank Hannig, and Jürgen Teich</i>	
A High-Performance Hardware Architecture for Spectral Hash Algorithm	215
<i>Ray C.C. Cheung, Çetin K. Koç, and John D. Villasenor</i>	
P3FSM: Portable Predictive Pattern Matching Finite State Machine	219
<i>Lucas Vespa, Mini Mathew, and Ning Weng</i>	
Run-Time Detection of Malwares via Dynamic Control-Flow Inspection	223
<i>Yong-Joon Park, Zhao Zhang, and Songqing Chen</i>	

A 16-context Optically Reconfigurable Gate Array	227
<i>Mao Nakajima and Minoru Watanabe</i>	
Mapping Parallel FFT Algorithm onto SmartCell Coarse-Grained Reconfigurable Architecture	231
<i>Cao Liang and Xinming Huang</i>	
An Area-Efficient LDPC Decoder Architecture and Implementation for CMMB Systems	235
<i>Kai Zhang, Xinming Huang, and Zhongfeng Wang</i>	

Author Index