

2009 46th ACM/IEEE Design Automation Conference

(DAC 2009)

**San Francisco, CA, USA
26 – 31 July 2009**

Pages 1-471



**IEEE Catalog Number: CFP09DAC-PRT
ISBN: 978-1-60558-497-3**

TABLE OF CONTENTS

SESSION 1 – PANEL

PANEL: System Prototypes: Virtual, Hardware or Hybrid?	1
N/A	

SESSION 2 – SPECIAL SESSION:

MECHANISMS FOR SURVIVING UNCERTAINTY: OPPORTUNITIES AND PROSPECTS

Circuit Techniques for Dynamic Variation Tolerance	4
Keith Bowman, James Tschanz, Chris Wilkerson, Shih-Lien Lu, Tanay Karnik, Vivek De, Shekhar Borkar	
Enabling Adaptability Through Elastic Clocks.....	8
Emre Tunçer, Jordi Cortadella, Luciano Lavagno	
Addressing Design Margins Through Error-Tolerant Circuits.....	11
Shidhartha Das, David Blaauw, David Bull, Krisztán Flautner, Rob Aitken	

SESSION 3 – COMBATING NON-IDEALITIES IN STATIC TIMING ANALYSIS

Worst-Case Aggressor-Victim Alignment with Current-Source Driver Models.....	13
Ravikishore Gandikota, Li Ding, Peivand Tehrani, David Blaauw	
A Moment-Based Effective Characterization Waveform for Static Timing Analysis.....	19
David Ling, Chandu Visweswarah, Peter Feldmann, Soroush Abbaspour	
A False-Path Aware Formal Static Timing Analyzer Considering Simultaneous Input Transitions	25
Shihheng Tsai, Chung-Yang Huang	

SESSION 4 – HIGH-PERFORMANCE PLATFORMS: ADVANCES IN SYSTEM-LEVEL EXPLORATION AND OPTIMIZATION

Way Stealing: Cache-Assisted Automatic Instruction Set Extensions	31
Theo Kluter, Philip Brisk, Paolo Jenne, Edoardo Charbon	
SysCOLA: A Framework for Co-Development of Automotive Software and System Platform.....	37
Zhonglei Wang, Andreas Herkersdorf, Wolfgang Haberl, Martin Wechs	
Designing Heterogeneous ECU Networks via Compact Architecture Encoding and Hybrid Timing Analysis.....	43
Michael Glaß, Martin Lukasiewycz, Jürgen Teich, Unmesh D. Bordoloi, Samarjit Chakraborty	
Optimizing Throughput of Power- and Thermal-Constrained Multicore Processors Using DVFS and Per-Core Power-Gating.....	47
Jungseob Lee, Nam Sung Kim	

SESSION 5 – NOVEL DESIGN AND VERIFICATION METHODOLOGIES

Design Automation for a 3DIC FFT Processor for Synthetic Aperture Radar: A Case Study	51
Thorlindur Thorolfsson, Kiran Gonsalves, Paul D. Franzon	
Selective Wordline Voltage Boosting for Caches to Manage Yield under Process Variations	57
Yan Pan, Joonho Kong, Serkan Özdemir, Gokhan Memik, Sung Woo Chung	
Double Patterning Lithography Friendly Detailed Routing with Redundant via Consideration	63
Kun Yuan, Katrina Lu, David Z. Pan	
Use of Lithography Simulation for the Calibration of Equation-Based Design Rule Checks	67
David Abercrombie, Fedor Pikus, Cosmin Cazan	

SESSION 6 – DESIGN AND OPTIMIZATION OF NANOCIRCUITS

Carbon Nanotube Circuits in the Presence of Carbon Nanotube Density Variations	71
<i>Jie Zhang, Nishant Patil, Arash Hazeghi, Subhasish Mitra</i>	
Decoding Nanowire Arrays Fabricated with the Multi-Spacer Patterning Technique.....	77
<i>M. Haykel Ben Jamaa, Yusuf Leblebici, Giovanni De Micheli</i>	
Boolean Logic Function Synthesis for Generalized Threshold Gate Circuits.....	83
<i>Marek Bawiec, Maciej Nikodem</i>	
Improving STT MRAM Storage Density Through Smaller-Than-Worst-Case Transistor Sizing.....	87
<i>Wei Xu, Yiran Chen, Xiaobin Wang, Tong Zhang</i>	

SESSION 7 – PANEL

PANEL: EDA in Flux: Should I Stay or Should I Go?.....	91
<i>N/A</i>	

SESSION 8 – SPECIAL SESSION: DAWN OF THE 22NM DESIGN ERA – YES WE CAN!

Design Perspectives on 22nm CMOS and Beyond	93
<i>Shekhar Borkar</i>	
Creating an Affordable 22nm Node Using Design-Lithography Co-Optimization	95
<i>Andrzej Strojwas, Tejas Jhaveri, Vyacheslav Rovner, Lawrence T. Pileggi</i>	
Device/Circuit Interactions at 22nm Technology Node	97
<i>Kaushik Roy, Jaydeep P. Kulkarni, Sumeet Kumar Gupta</i>	
Beyond Innovation: Dealing with the Risks and Complexity of Processor Design in 22nm	103
<i>Carl J. Anderson</i>	

SESSION 9 – STATISTICAL METHODS IN STATIC TIMING ANALYSIS

Physically Justifiable Die-Level Modeling of Spatial Variation in View of Systematic Across Wafer Variability	104
<i>Lerong Cheng, Puneet Gupta, Lei He, Costas Spanos, Kun Qian</i>	
A Gaussian Mixture Model for Statistical Timing Analysis.....	110
<i>Shingo Takahashi, Yuki Yoshida, Shuji Tsukiyama</i>	
A Stochastic Jitter Model for Analyzing Digital Timing-Recovery Circuits	116
<i>James R. Burnham, Chih-Kong Ken Yang, Haitham Hindi</i>	
Statistical Ordering of Correlated Timing Quantities and its Application for Path Ranking.....	122
<i>Jinjun Xiong, Chandu Visweswariah, Vladimir Zolotov</i>	
A Parametric Approach for Handling Local Variation Effects in Timing Analysis	126
<i>Ayhan Mutlu, Jiayong Le, Ruben Molina, Mustafa Celik</i>	

SESSION 10 – PROFILING, TEST AND DEBUG OF EMBEDDED SYSTEMS

Non-Intrusive Dynamic Application Profiling for Multitasked Applications.....	130
<i>Karthik Shankar, Roman Lysecky</i>	
A Trace-Capable Instruction Cache for Cost Efficient Real-Time Program Trace Compression in SOC	136
<i>Chun-Hung Lai, Fu-Ching Yang, Chung-Fu Kao, Ing-Jer Huang</i>	
Generating Test Programs to Cover Pipeline Interactions	142
<i>Thanh Nga Dang, Abhik Roychoudhury, Tulika Mitra, Prabhat Mishra</i>	
NUDA: A Non-Uniform Debugging Architecture and Non-Intrusive Race Detection for Many-Core	148
<i>Chi-Neng Wen, Shu-Hsuan Chou, Tien-Fu Chen, Alan Peisheng Su</i>	

SESSION 11 – LOW-POWER DESIGN AND ANALYSIS TECHNIQUES

Efficient Smart Sampling Based Full-Chip Leakage Analysis for Intra-Die Variation Considering State Dependence	154
<i>Vineeth Veetil, Dennis Sylvester, David Blaauw, Saumil Shah, Steffen Rochel</i>	

Resurrecting Infeasible Clock-Gating Functions	160
<i>Eli Arbel, Cindy Eisner, Oleg Rokhlenko</i>	
Low-Power Gated Bus Synthesis Using Shortest-Path Steiner Graph for System-On-Chip Communications	166
<i>Renshen Wang, Nan-Chi Chou, Bill Salefski, Chung-Kuan Cheng</i>	
ActivaSC: A Highly Efficient and Non-Intrusive Extension for Activity-Based Analysis of SystemC Models.....	172
<i>Cedric Walravens, Yves Vanderperren, Wim Dehaene</i>	

SESSION 12 – DESIGN INTEGRITY CHALLENGES

GPU Friendly Fast Poisson Solver for Structured Power Grid Network Analysis	178
<i>Jin Shi, Yici Cai, Wenting Hou, Liwei Ma, Sheldon X.-D. Tan, Pei-Hsin Ho, Xiaoyi Wang</i>	
Fast Vectorless Power Grid Verification Using an Approximate Inverse Technique	184
<i>Nahi H. Abdul Ghani, Farid N. Najm</i>	
Computing Bounds for Fault Tolerance Using Formal Techniques.....	190
<i>Görschwin Fey, André Sifflow, Rolf Drechsler</i>	
Clock Skew Optimization via Wiresizing for Timing Sign-Off Covering All Process Corners.....	196
<i>Sari Onaissi, Khaled R. Heloue, Farid N. Najm</i>	

SESSION 13 – PANEL

PANEL: Moore's Law: Another Casualty of the Financial Meltdown?	202
<i>N/A</i>	

SESSION 14 – SPECIAL SESSION:

VERIFYING AN SOC MONSTER: WHOSE JOB IS IT ANYWAY?

Holistic Verification: Myth or Magic Bullet?	204
<i>Pradip A. Thaker</i>	
Verification Problems in Reusing Internal Design Components	209
<i>Warren Stapleton, Paul Tobin</i>	
Exploiting “Architecture for Verification” to Streamline the Verification Process.....	212
<i>David Whipp</i>	
Role of the Verification Team Throughout the ASIC Development Life Cycle	216
<i>Eric Chesters</i>	

SESSION 15 – TIMING SIMULATION: OPTIMIZED EMBEDDED SOFTWARE AND MPSOCS

An Efficient Approach for System-Level Timing Simulation of Compiler-Optimized Embedded Software.....	220
<i>Zhonglei Wang, Andreas Herkersdorf</i>	
MPTLsim: A Simulator for X86 Multicore Processors	226
<i>Hui Zeng, Matt Yourst, Kanad Ghose, Dmitry Ponomarev</i>	
Trace-Driven Workload Simulation Method for Multiprocessor System-On-Chips.....	232
<i>Tsuyoshi Isshiki, Dongju Li, Hiroaki Kunieda, Toshio Isomura, Kazuo Satou</i>	

SESSION 16 – ADVANCES IN EMBEDDED SYSTEM MODELING AND OPTIMIZATION

Analysis and Mitigation of Process Variation Impacts on Power-Attack Tolerance	238
<i>Lang Lin, Wayne Burleson</i>	
Evaluating Design Trade-Offs in Customizable Processors	244
<i>Unmesh D. Bordoloi, Huynh Phung Huynh, Samarjit Chakraborty, Tulik Mitra</i>	
A Design Flow for Application Specific Heterogeneous Pipelined Multiprocessor Systems	250
<i>Haris Javaid, Sri Parameswaran</i>	
Xquasher: A Tool for Efficient Computation of Multiple Linear Expressions	254
<i>Arash Arfaee, Ali Irturk, Nikolay Laptev, Farzan Fallah, Ryan Kastner</i>	

SESSION 17 – INTERCONNECT OPTIMIZATION FOR EMERGING TECHNOLOGIES

ILP-Based Pin-Count Aware Design Methodology for Microfluidic Biochips	258
<i>Cliff Chiung-Yu Lin, Yao-Wen Chang</i>	
O-Router: An Optical Routing Framework for Low-Power On-Chip Silicon Nano-Photonics Integration.....	264
<i>Duo Ding, Yilin Zhang, Haiyu Huang, Ray T. Chen, David Z. Pan</i>	
BDD-Based Synthesis of Reversible Logic for Large Functions	270
<i>Robert Wille, Rolf Drechsler</i>	

SESSION 18 – DESIGN FLEXIBILITY: BEND IT, SHAPE IT, ANYWAY YOU WANT IT!

Soft Connections: Addressing the Hardware-Design Modularity Problem.....	276
<i>Michael Pellauer, Michael Adler, Derek Chiou, Joel Emer</i>	
A Computing Origami: Folding Streams in FPGAs	282
<i>Andrei Hagiescu, Weng-Fai Wong, David F. Bacon, Rodric M. Rabbah</i>	
Retiming and Recycling for Elastic Systems with Early Evaluation	288
<i>Dmitry E. Bufistov, Jordi Cortadella, Marc Galceran-Oms, Jorge Júlvez, Michael Kishinevsky</i>	
Speculation in Elastic Systems.....	292
<i>Marc Galceran-Oms, Jordi Cortadella, Mike Kishinevsky</i>	

SESSION 19 – PANEL

PANEL: DFM - Band-Aid or Competitive Weapon?	296
<i>N/A</i>	

SESSION 20 – SPECIAL SESSION:

EMERGING TECHNOLOGIES: BLUE-SKY RESEARCH OR CMOS REPLACEMENT?

The Semiconductor Industry’s Nanoelectronics Research Initiative: Motivation and Challenges.....	298
<i>Jeff Welser</i>	
Single-Electron Devices for Ubiquitous and Secure Computing Applications	301
<i>Ken Uchida</i>	
Digital VLSI Logic Technology Using Carbon Nanotube FETs: Frequently Asked Questions	304
<i>Nishant Patil, Albert Lin, Jie Zhang, H.-S. Philip Wong, Subhasish Mitra</i>	
CMOS Scaling Beyond 32nm: Challenges and Opportunities.....	310
<i>Kelin J. Kuhn</i>	

SESSION 21 – ROUTING: FROM CHIP TO PACKAGE

An O(n log n) Path-Based Obstacle-Avoiding Algorithm for Rectilinear Steiner Tree Construction.....	314
<i>Chih-Hung Liu, Shih-Yi Yuan, Sy-Yen Kuo, Yao-Hsin Chou</i>	
GRIP: Scalable 3-D Global Routing Using Integer Programming	320
<i>Tai-Hsuan Wu, Azadeh Davoodi, Jeffrey T. Linderoth</i>	
Automatic Bus Planner For Dense PCBs.....	326
<i>Hui Kong, Tan Yan, Martin D. F. Wong</i>	
A Correct Network Flow Model for Escape Routing.....	332
<i>Tan Yan, Martin D. F. Wong</i>	
Flip-Chip Routing with Unified Area-I/O Pad Assignments for Package-Board Co-Design	336
<i>Jia-Wei Fang, Martin D. F. Wong, Yao-Wen Chang</i>	

SESSION 22 – SPEED PATH IDENTIFICATION AND SILICON DEBUG

Statistical Multilayer Process Space Coverage for At-Speed Test.....	340
<i>Jinjun Xiong, Yiyu Shi, Vladimir Zolotov, Chandy Visweswarah</i>	
Speedpath Analysis Based on Hypothesis Pruning and Ranking	346
<i>Nicholas Callegari, Li-C. Wang, Pouria Bastani</i>	

Interconnection Fabric Design for Tracing Signals in Post-Silicon Validation	352
<i>Xiao Liu, Qiang Xu</i>	
Online Cache State Dumping for Processor Debug	358
<i>Anant Vishnoi, Preeti Ranjan Panda, M. Balakrishnan</i>	

SESSION 23 – ANALOG/RF SIMULATION AND STATISTICAL MODELING

Finding Deterministic Solution from Underdetermined Equation: Large-Scale Performance Modeling by Least Angle Regression	364
<i>Xin Li</i>	
A Robust and Efficient Harmonic Balance (HB) Using Direct Solution of HB Jacobian	370
<i>Amit Mehrotra, Abhishek Somani</i>	
Stochastic Steady-State and AC Analyses of Mixed-Signal Systems	376
<i>Jaeha Kim, Jihong Ren, Mark A. Horowitz</i>	
Parallelizable Stable Explicit Numerical Integration for Efficient Circuit Simulation	382
<i>Wei Dong, Peng Li</i>	
Efficient Design-Specific Worst-Case Corner Extraction for Integrated Circuits	386
<i>Hong Zhang, Tsung-Hao Chen, Ming-Yuan Ting, Xin Li</i>	

SESSION 24 – RECENT ADVANCES IN TIMING, ECO AND LOGIC OPTIMIZATION

Timing-Driven Optimization Using Lookahead Logic Circuits.....	390
<i>Mihir Choudhury, Kartik Mohanram</i>	
Simulation and SAT-Based Boolean Matching for Large Boolean Networks	396
<i>Kuo-Hua Wang, Chung-Ming Chan, Jung-Chang Liu</i>	
New Spare Cell Design for IR Drop Minimization in Engineering Change Order	402
<i>Hsien-Te Chen, Chieh-Chun Chang, TingTing Hwang</i>	
Matching-Based Minimum-Cost Spare Cell Selection for Design Changes	408
<i>Iris Hui-Ru Jiang, Hua-Yu Chang, Liang-Gi Chang, Huang-Bi Hung</i>	
Handling Don’t-Care Conditions in High-Level Synthesis and Application for Reducing Initialized Registers	412
<i>Hong-Zu Chou, Kai-Hui Chang, Sy-Yen Kuo</i>	

SESSION 25 – PANEL

PANEL: Oil Fields, Hedge Funds and Drugs	416
<i>N/A</i>	

SESSION 26 – SPECIAL SESSION: COMPUTATION IN THE POST-TURING ERA

Human Computation	418
<i>Luis von Ahn</i>	
How to Make Computers That Work Like the Brain	420
<i>Dileep George</i>	

SESSION 27 – ADVANCES IN PHYSICAL SYNTHESIS

A Fully Polynomial Time Approximation Scheme for Timing Driven Minimum Cost Buffer Insertion	424
<i>Shiyan Hu, Zhuo Li, Charles J. Alpert</i>	
Spare-Cell-Aware Multilevel Analytical Placement	430
<i>Zhe-Wei Jiang, Meng-Kai Hsu, Yao-Wen Chang, Kai-Yuan Chao</i>	
Handling Complexities in Modern Large-Scale Mixed-Size Placement	436
<i>Jackey Z. Yan, Natarajan Viswanathan, Chris Chu</i>	
RegPlace: A High Quality Open-Source Placement Framework for Structured ASICs	442
<i>Ashutosh Chakraborty, Anurag Kumar, David Z. Pan</i>	

SESSION 28 – JUMPING THE HIGH-LEVEL VERIFICATION HURDLE

A Novel Verification Technique to Uncover Out-Of-Order DUV Behaviors	448
<i>Gabriel Marcilio, Luiz C. V. Santos, Bruno Albertini, Sandro Rigo</i>	
Shortening the Verification Cycle with Synthesizable Abstract Models	454
<i>Alon Gluska, Lior Libis</i>	
Non-Cycle-Accurate Sequential Equivalence Checking	460
<i>Pankaj Chauhan, Deepak Goyal, Gagan Hasteer, Anmol Mathur, Nikhil Sharma</i>	
Regression Verification	466
<i>Benny Godlin, Ofer Strichman</i>	

SESSION 29 – THERMAL OPTIMIZATION

Accurate Temperature Estimation Using Noisy Thermal Sensors	472
<i>Yufu Zhang, Ankur Srivastava</i>	
Spectral Techniques for High-Resolution Thermal Characterization with Limited Sensor Data	478
<i>Ryan Cochran, Sherief Reda</i>	
Dynamic Thermal Management via Architectural Adaptation	484
<i>Ramkumar Jayaseelan, Tulika Mitra</i>	
On-Line Thermal Aware Dynamic Voltage Scaling for Energy Optimization with Frequency/Temperature Dependency Consideration	490
<i>Min Bao, Alexandru Andrei, Petru Eles, Zebo Peng</i>	

SESSION 30 – NOVEL TECHNIQUES TO MINIMIZE CIRCUIT FAILURE

SRAM Parametric Failure Analysis	496
<i>Jian Wang, Soner Yaldiz, Xin Li, Lawrence T. Pileggi</i>	
Soft Error Optimization of Standard Cell Circuits Based on Gate Sizing and Multi-Objective Genetic Algorithm	502
<i>Weiguang Sheng, Liyi Xiao, Zhigang Mao</i>	
Improving Testability and Soft-Error Resilience Through Retiming	508
<i>Smita Krishnaswamy, Igor L. Markov, John P. Hayes</i>	
Statistical Reliability Analysis Under Process Variation and Aging Effects	514
<i>Yinghai Lu, Li Shang, Hai Zhou, Hengliang Zhu, Fan Yang, Xuan Zeng</i>	

SESSION 31 – PANEL

PANEL: Guess, Solder, Measure, Repeat - How Do I Get My Mixed-Signal Chip Right?	520
<i>N/A</i>	

SESSION 32 – SPECIAL SESSION: MULTICORE COMPUTING AND EDA

The Cilk++ Concurrency Platform	522
<i>Charles E. Leiserson</i>	
Misleading Performance Claims in Parallel Computations	528
<i>David H. Bailey</i>	
Massively Parallel Processing: It's Déjà Vu All Over Again	534
<i>Steven P. Levitan, Donald M. Chiarulli</i>	

SESSION 33 – LAYOUT-BASED VARIABILITY MODELING AND OPTIMIZATION

Provably Good and Practically Efficient Algorithms for CMP Dummy Fill	539
<i>Chunyang Feng, Hai Zhou, Changhao Yan, Jun Tao, Xuan Zeng</i>	
Predicting Variability in Nanoscale Lithography Processes	545
<i>Dragoljub Gagi Drmanac, Frank Liu, Li-C. Wang</i>	
Variability Analysis under Layout Pattern-Dependent Rapid-Thermal Annealing Process	551
<i>Yun Ye, Frank Liu, Min Chen, Yu Cao</i>	

SESSION 34 – ADVANCES IN CORE VERIFICATION TECHNIQUES

Event-Driven Gate-Level Simulation with GP-GPUs.....	557
<i>Debapriya Chatterjee, Andrew DeOrio, Valeria Bertacco</i>	
Efficient SAT Solving for Non-Clausal Formulas Using DPLL, Graphs, and Watched Cuts.....	563
<i>Himanshu Jain, Edmund M. Clarke</i>	
Constraints in One-To-Many Concretization for Abstraction Refinement	569
<i>Kuntal Nanshi, Fabio Somenzi</i>	

SESSION 35 – FUTURE INTERCONNECT TECHNOLOGIES: HOW DO ON-CHIP NETWORKS EVOLVE?

Spectrum: A Hybrid Nanophotonic-Electric On-Chip Network	575
<i>Zheng Li, Dan Fay, Alan Mickelson, Li Shang, Manish Vachharajani, Dejan Filipovic, Wounjhang Park, Yihe Sun</i>	
Exploring Serial Vertical Interconnects for 3-D ICs	581
<i>Sudeep Pasricha</i>	
No Cache-Coherence: A Single-Cycle Ring Interconnection for Multicore L1-NUCA Sharing on 3-D Chips	587
<i>Shu-Hsuan Chou, Chien-Chih Chen, Chi-Neng Wen, Yi-Chao Chan, Tien-Fu Chen, Chao-Ching Wang, Jinn-Shyan Wang</i>	

SESSION 36 – ROBUST ANALOG SYSTEM DESIGN

Thermal-Driven Analog Placement Considering Device Matching.....	593
<i>Po-Hung Lin, Hongbo Zhang, Martin D. F. Wong, Yao-Wen Chang</i>	
Yield-driven Iterative Robust Circuit Optimization Algorithm	599
<i>Yan Li, Vladimir Stojanović</i>	
Contract-Based System-Level Composition for Analog Circuits.....	605
<i>Xuening Sun, Pierluigi Nuzzo, Chang-Ching Wu, Alberto Sangiovanni-Vincentelli</i>	

SESSION 37 – SPECIAL SESSION: WACI: WILD AND CRAZY IDEAS

Serial Reconfigurable Mismatch-Tolerant Clock Distribution.....	611
<i>Atanu Chattopadhyay, Zeljko Zilic</i>	
Thermal-Aware Data Flow Analysis	613
<i>José L. Ayala, David Atienza, Philip Brisk</i>	
Nanoscale Digital Computation Through Percolation.....	615
<i>Mustafa Altun, Marc D. Riedel, Claudia Neuhauser</i>	
A Learning Digital Computer.....	617
<i>Bo Marr, Arindam Basu, Stephen Brink, Paul Hasler</i>	
Programmable Neural Processing on a Smartdust.....	619
<i>Shimeng Huang, Joseph Oresko, Yuwen Sun, Allen C. Cheng</i>	
Human Computing for EDA.....	621
<i>Andrew DeOrio, Valeria Bertacco</i>	
Synthesizing Hardware from Sketches	623
<i>Andreas Raabe, Rastislav Bodik</i>	
Endosymbiotic Computing: Enabling Surrogate GUI and Cyber-Physical Connectivity.....	625
<i>Pai H. Chou</i>	

SESSION 38 – SPECIAL SESSION:

THE TOOL SHOWS THAT MY DESIGN IS WRONG, BUT WHERE IS THE BUG?

Debugging From High Level Down to Gate Level	627
<i>Masahiro Fujita, Yoshihisa Kojima, Amir Masoud Gharehbaghi</i>	
The Day Sherlock Holmes Decided to Do EDA.....	631
<i>Andreas Veneris, Sean Safarpour</i>	
Debugging Strategies for Mere Mortals.....	635
<i>Valeria Bertacco</i>	

MAGENTA: Transaction-Based Statistical Micro-Architectural Root-Cause Analysis	639
<i>Gila Kamhi, Alexander Novakovsky, Andreas Tiemeyer, Adriana Wolffberg</i>	
Untwist Your Brain - Efficient Debugging and Diagnosis of Complex Assertions.....	644
<i>Michael Siegel, Adriana Maggiore, Christian Pichler</i>	
Beyond Verification: Leveraging Formal for Debugging.....	648
<i>Rajeev K. Ranjan, Claudiomor Coelho, Sebastian Skalberg</i>	

SESSION 39 – EMBEDDED SYSTEM DESIGN FOR LOW-POWER

Power Modeling of Graphical User Interfaces on OLED Displays	652
<i>Mian Dong, Yung-Seok Kevin Choi, Lin Zhong</i>	
Energy-Aware Error Control Coding for Flash Memories.....	658
<i>Veera Papirla, Chaitali Chakrabarti</i>	
PDRAM: A Hybrid PRAM and DRAM Main Memory System.....	664
<i>Gaurav Dhiman, Raid Ayoub, Tajana Rosing</i>	
A Voltage-Scalable and Process Variation Resilient Hybrid SRAM Architecture for MPEG-4 Video Processors.....	670
<i>Ik Joon Chang, Debabrata Mohapatra, Kaushik Roy</i>	

SESSION 40 – HARDWARE AUTHENTICATION, CHARACTERIZATION AND TRUSTED DESIGN

A Physical Unclonable Function Defined Using Power Distribution System Equivalent Resistance Variations	676
<i>Ryan Helinski, Dhruba Acharya, Jim Plusquellic</i>	
Hardware Authentication Leveraging Performance Limits in Detailed Simulations and Emulations.....	682
<i>Daniel Y. Deng, Andrew H. Chan, G. Edward Suh</i>	
Hardware Trojan Horse Detection Using Gate-Level Characterization.....	688
<i>Miodrag Potkonjak, Ani Nahapetian, Michael Nelson, Tamara Massey</i>	
Process Variation Characterization of Chip-Level Multiprocessors	694
<i>Lide Zhang, Lan S. Bai, Robert P. Dick, Li Shang, Russ Joseph</i>	
Information Hiding for Trusted System Design.....	698
<i>Junjun Gu, Gang Qu, Qiang Zhou</i>	

SESSION 41 – TARGETED TEST AND DIAGNOSIS

On Systematic Illegal State Identification for Pseudo-Functional Testing	702
<i>Feng Yuan, Qiang Xu</i>	
Automated Failure Population Creation for Validating Integrated Circuit Diagnosis Methods	708
<i>Wing Chiu Tam, Osei Poku, R.D. Blanton</i>	
Fault Models for Embedded-DRAM Macros	714
<i>Mango C.-T. Chao, Hao-Yu Yang, Rei-Fu Huang, Shih-Chin Lin, Ching-Yu Chin</i>	
Adaptive Test Elimination for Analog/RF Circuits	720
<i>Ender Yilmaz, Sule Ozev</i>	

SESSION 42 – CHALLENGES OF MEMORY-AWARE DESIGN FOR EMBEDDED SYSTEMS

WCET-Aware Register Allocation Based on Graph Coloring.....	726
<i>Heiko Falk</i>	
Optimal Static WCET-Aware Scratchpad Allocation of Program Code	732
<i>Heiko Falk, Jan C. Kleinsorge</i>	
A Real-Time Program Trace Compressor Utilizing Double Move-To-Front Method.....	738
<i>Vladimir Uzelac, Aleksandar Milenkovic</i>	
Heterogeneous Code Cache: Using Scratchpad and Main Memory in Dynamic Binary Translators	744
<i>José A. Baiocchi, Bruce R. Childers</i>	

SESSION 43 – PANEL

PANEL: From Milliwatts to Megawatts: The System-Level Power Challenge	750
<i>N/A</i>	

SESSION 44 – PARASITIC EXTRACTION IN THE FACE OF PROCESS VARIABILITY

A Direct Integral-Equation Solver of Linear Complexity for Large-Scale 3-D Capacitance and Impedance Extraction	752
<i>Wenwen Chai, Dan Jiao, Cheng-Kok Koh</i>	
Variational Capacitance Extraction of On-Chip Interconnects Based on Continuous Surface Model	758
<i>Wenjian Yu, Chao Hu, Wangyang Zhang</i>	
PiCAP: A Parallel and Incremental Capacitance Extraction Considering Stochastic Process Variation	764
<i>Fang Gong, Hao Yu, Lei He</i>	
An Efficient Resistance Sensitivity Extraction Algorithm for Conductors of Arbitrary Shapes	770
<i>Tarek El-Moselhy, Ibrahim M. Elfadel, Bill Dewey</i>	

SESSION 45 – SCHEDULING, ALLOCATION AND RELIABILITY

Throughput Optimal Task Allocation under Thermal Constraints for Multicore Processors	776
<i>Vinay Hanumah, Ravishankar Rao, Sarma Vrudhula, Karam S. Chatha</i>	
An Adaptive Scheduling and Voltage/Frequency Selection Algorithm for Real-Time Energy Harvesting Systems	782
<i>Shaobo Liu, Qing Wu, Qinru Qiu</i>	
Software-Assisted Hardware Reliability: Abstracting Circuit-Level Challenges to the Software Stack	788
<i>Vijay Janapa Reddi, Meeta S. Gupta, Michael D. Smith, Gu-yeon Wei, David Brooks, Simone Campanoni</i>	
Simultaneous Clock Buffer Sizing and Polarity Assignment for Power/Ground Noise Minimization	794
<i>Hochang Jang, Taewhan Kim</i>	

SESSION 46 – NETWORK-ON-CHIP ADVANCES FOR POWER, RELIABILITY AND THE MEMORY BOTTLENECK

An SDRAM-Aware Router for Networks-On-Chip	800
<i>Wooyoung Jang, David Z. Pan</i>	
Multiprocessor System-On-Chip Designs with Active Memory Processors for Higher Memory Efficiency	806
<i>Junhee Yoo, Sungjoo Yoo, Kiyoung Choi</i>	
Vicis: A Reliable Network for Unreliable Silicon	812
<i>David Fick, Andrew DeOrio, Jin Hu, Valeria Bertacco, David Blaauw, Dennis Sylvester</i>	
Technology-Driven Limits on DVFS Controllability of Multiple Voltage-Frequency Island Designs: A System-Level Perspective	818
<i>Siddharth Garg, Diana Marculescu, Radu Marculescu, Umit Ogras</i>	
NoC Topology Synthesis for Supporting Shutdown of Voltage Islands in SoCs	822
<i>Ciprian Seiclescu, Srinivasan Murali, Luca Benini, Giovanni De Micheli</i>	

SESSION 47 – LEVERAGING PARALLELISM IN FPGAS AND MULTICORE SYSTEMS

Hierarchical Reconfigurable Computing Arrays for Efficient CGRA-Based Embedded Systems	826
<i>Yoonjin Kim, Rabi N. Mahapatra</i>	
Multicore Parallel Min-Cost Flow Algorithm for CAD Applications	832
<i>Yinghai Lu, Hai Zhou, Li Shang, Xuan Zeng</i>	
FPGA-Targeted High-Level Binding Algorithm for Power and Area Reduction with Glitch-Estimation	838
<i>Scott Cromar, Jaeho Lee, Deming Chen</i>	
FPGA-Based Accelerator for the Verification of Leading-Edge Wireless Systems	844
<i>Amirhossein Alimohammad, Saeed F. Fard, Bruce F. Cockburn</i>	
Transmuting Coprocessors: Dynamic Loading of FPGA Coprocessors	848
<i>Chen Huang, Frank Vahid</i>	

SESSION 48 – SPACE AND TIME MANAGEMENT IN EMBEDDED APPLICATIONS

Dynamic Thread and Data Mapping for NOC Based CMPs	852
<i>Mahmut Kandemir, Ozcan Ozturk, Sai P. Muralidhara</i>	
A Commitment-Based Management Strategy for the Performance and Reliability Enhancement of Flash-Memory Storage Systems	858
<i>Yuan-Hao Chang, Tei-Wei Kuo</i>	
Quality-Driven Synthesis of Embedded Multi-Mode Control Systems.....	864
<i>Soheil Samii, Petru Eles, Zebo Peng, Anton Cervin</i>	
Context-Sensitive Timing Analysis of Esterel Programs.....	870
<i>Lei Ju, Bach Khoa Huynh, Samarjit Chakraborty, Abhik Roychoudhury</i>	
Scheduling the FlexRay Bus Using Optimization Techniques	874
<i>Haibo Zeng, Wei Zheng, Marco Di Natale, Arkadeb Ghosal, Paolo Giusto, Alberto Sangiovanni-Vincentelli</i>	

SESSION 49 – PANEL

PANEL: The Wild West: Conquest of Complex Hardware-Dependent Software Design.....	878
<i>N/A</i>	

SESSION 50 – SPECIAL SESSION: TECHNOLOGIES FOR GREEN DATA CENTERS

Internet-In-A-Box: Emulating Datacenter Network Architectures Using FPGAs.....	880
<i>Jonathan D. Ellithorpe, Zhangxi Tan, Randy H. Katz</i>	
Sustainable Data Centers: Enabled by Supply and Demand Side Management.....	884
<i>Prith Banerjee, Chandrakan D. Patel, Cullen Bash, Parthasarathy Ranganathan</i>	
Green Data Centers and Hot Chips.....	888
<i>Dilip D. Kandlur, Tom W. Keller</i>	

SESSION 51 – HOW TO IMPROVE YOUR MEMORY

Optimum LDPC Decoder: A Memory Architecture Problem	891
<i>Erick Amador, Renaud Pacalet, Vincent Rocard</i>	
A DVS-Based Pipelined Reconfigurable Instruction Memory.....	897
<i>Zhiguo Ge, Tulika Mitra, Weng-Fai Wong</i>	
LICT: Left-Uncompressed Instructions Compression Technique to Improve the Decoding Performance of VLIW Processors.....	903
<i>Talal Bonny, Joerg Henkel</i>	
Hierarchical Architecture of Flash-Based Storage Systems for High Performance and Durability.....	907
<i>Sanghyuk Jung, Jin Hyuk Kim, Yong Ho Song</i>	

SESSION 52 – SCHEDULING IN TIME AND SPACE

Reduction Techniques for Synchronous Dataflow Graphs	911
<i>Marc Geilen</i>	
A Parameterized Compositional Multi-Dimensional Multiple-Choice Knapsack Heuristic for CMP Runtime Management	917
<i>Hamid Shajaei, Amirhossein Ghamarian, Marc Geilen, Sander Stuijk, Rob Hoes, Twan Basten</i>	
Mode Grouping for More Effective Generalized Scheduling of Dynamic Dataflow Applications.....	923
<i>William Plishker, Nimish Sane, Shuvra S. Bhattacharyya</i>	
Efficient Program Scheduling for Heterogeneous Multicore Processors	927
<i>Jian Chen, Lizy K. John</i>	

SESSION 53 – HEURISTIC APPROACHES TO HARDWARE OPTIMIZATION

Polynomial Datapath Optimization Using Partitioning and Compensation Heuristics	931
<i>Omid Sarbishei, Bijan Alizadeh, Masahiro Fujita</i>	
Register Allocation for High-Level Synthesis Using Dual Supply Voltages.....	937
<i>Insup Shin, Seungwhun Paik, Youngsoo Shin</i>	

GPU-Based Parallelization for Fast Circuit Optimization	943
<i>Yifang Liu, Jiang Hu</i>	
Architectural Assessment of Design Techniques to Improve Speed and Robustness in Embedded Microprocessors	947
<i>Thomas Baumann, Doris Schmitt-Landsiedel, Christian Pacha</i>	

SESSION 54 – MODEL ORDER REDUCTION TECHNIQUES AND APPLICATIONS

ARMS - Automatic Residue-Minimization Based Sampling for Multi-Point Modeling Techniques	951
<i>Jorge Fernandez Villena, L. Miguel Silveira</i>	
An Efficient Passivity Test for Descriptor Systems via Canonical Projector Techniques	957
<i>Ngai Wong</i>	
A Parameterized Mask Model for Lithography Simulation	963
<i>Zhenhai Zhu</i>	
Author Index	