

2009 International Conference on Field Programmable Logic and Applications

(FPL 2009)

**Prague, Czech Republic
31 August - 2 September 2009**



**IEEE Catalog Number: CFP09623-PRT
ISBN: 978-1-4244-3891-4**

Table of Contents

Keynotes

CUSTOMIZABLE DOMAIN-SPECIFIC COMPUTING	1
<i>Jason Cong</i>	
IN SEARCH OF AGILE HARDWARE	2
<i>Peter Athanas</i>	
THE EVOLUTION OF ARCHITECTURE EXPLORATION OF PROGRAMMABLE DEVICES	3
<i>Jonathan Rose</i>	
FPGA CHALLENGES AND OPPORTUNITIES AT 40NM AND BEYOND	4
<i>Vaughn Betz</i>	
VIRTEX-6 AND SPARTAN-6, PLUS A LOOK INTO THE FUTURE	5
<i>Peter Alfke</i>	

M1.A - Threads, MPI, Multi-CPU Systems

MUCCRA-CUBE: A 3D DYNAMICALLY RECONFIGURABLE PROCESSOR WITH INDUCTIVE-COUPLING LINK	6
<i>Shotaro Saito, Yoshinori Kohama, Yasufumi Sugimori, Yohei Hasegawa, Hiroki Matsutani, Toru Sano, Kazutaka Kasuga, Yoichi Yoshida, Kiichi Niitsu, Noriyuki Miura, Tadahiro Kuroda, and Hideharu Amano</i>	
HARDWARE IMPLEMENTATION OF MPI BARRIER ON AN FPGA CLUSTER	12
<i>Shanyuan Gao, Andrew G. Schmidt, and Ron Sass</i>	
FAST CRITICAL SECTIONS VIA THREAD SCHEDULING FOR FPGA-BASED MULTITHREADED PROCESSORS	18
<i>Martin Labrecque and J. Gregory Steffan</i>	

M1.B - Practical Applications

A BIOPHYSICALLY ACCURATE FLOATING POINT SOMATIC NEUROPROCESSOR ..	26
<i>Yiwei Zhang, Jose L. Nunez-Yanez, Joe McGeehan, Edward Regan, and Stephen Kelly</i>	
CNP: AN FPGA-BASED PROCESSOR FOR CONVOLUTIONAL NETWORKS	32
<i>Clément Farabet, Cyril Poulet, Jefferson Y. Han, and Yann LeCun</i>	
NOISE IMPACT OF SINGLE-EVENT UPSETS ON AN FPGA-BASED DIGITAL FILTER	38
<i>Brian H. Pratt, Michael Wirthlin, Michael Caffrey, Paul Graham, and Keith Morgan</i>	

M1.C - Acceleration

COMPILER ASSISTED RUNTIME TASK SCHEDULING ON A RECONFIGURABLE COMPUTER	44
<i>Mojtaba Sabeghi, Vlad-Mihai Sima, and Koen Bertels</i>	
DATA PARALLEL FPGA WORKLOADS: SOFTWARE VERSUS HARDWARE	51
<i>Peter Yiannacouras, J. Gregory Steffan, and Jonathan Rose</i>	
GENERATING HIGH-PERFORMANCE CUSTOM FLOATING-POINT PIPELINES	59
<i>Florent de Dinechin, Cristian Klein, and Bogdan Pasca</i>	

M2.A - GPU, CPU, FPGA Register Allocation

PERFORMANCE COMPARISON OF SINGLE-PRECISION SPICE MODEL-EVALUATION ON FPGA, GPU, CELL, AND MULTI-CORE PROCESSORS	65
<i>Nachiket Kapre and Andre DeHon</i>	
EXPLORING RECONFIGURABLE ARCHITECTURES FOR EXPLICIT FINITE DIFFERENCE OPTION PRICING MODELS	73
<i>Qiwei Jin, David Thomas, and Wayne Luk</i>	
TOWARDS A VIABLE OUT-OF-ORDER SOFT CORE: COPY-FREE, CHECKPOINTED REGISTER RENAMING	79
<i>Kaveh Aasaraai and Andreas Moshovos</i>	

M2.B - Partial Runtime Reconfiguration

A RUNTIME RELOCATION BASED WORKFLOW FOR SELF DYNAMIC RECONFIGURABLE SYSTEMS DESIGN	86
<i>Marco Domenico Santambrogio, Massimo Morandi, Marco Novati, and Donatella Sciuto</i>	
AN INTEGRATED TOOL FLOW TO REALIZE RUNTIME- RECONFIGURABLE APPLICATIONS ON A NEW CLASS OF PARTIAL MULTI-CONTEXT FPGAS	92
<i>Markus Rullmann, Renate Merker, Heiko Hinkelmann, Peter Zipf, and Manfred Glesner</i>	
FPGA PARTIAL RECONFIGURATION VIA CONFIGURATION SCRUBBING	99
<i>Jonathan Heiner, Benjamin Sellers, Michael Wirthlin, and Jeff Kalb</i>	

M2.C - Synthesis, Low Power

IMPROVING LOGIC DENSITY THROUGH SYNTHESIS-INSPIRED ARCHITECTURE ..	105
<i>Jason H. Anderson and Qiang Wang</i>	
CLOCK GATING ARCHITECTURES FOR FPGA POWER REDUCTION	112
<i>Safeen Huda, Muntasir Mallick, and Jason H. Anderson</i>	
PROGRAM-DRIVEN FINE-GRAINED POWER MANAGEMENT FOR THE RECONFIGURABLE MESH	119
<i>Heiner Giefers and Marco Platzner</i>	

M3.A - GPU, CPU, FPGA and Image Processing

PERFORMANCE COMPARISON OF FPGA, GPU AND CPU IN IMAGE PROCESSING . .	126
<i>Shuichi Asano, Tsutomu Maruyama, and Yoshiki Yamaguchi</i>	

SELF-ORGANIZING MULTI-CUE FUSION FOR FPGA-BASED EMBEDDED IMAGING	132
<i>Stefan Wildermann, Gregor Walla, Tobias Ziermann, and Jürgen Teich</i>	

OPTIMIZING THE SUSAN CORNER DETECTION ALGORITHM FOR A HIGH SPEED FPGA IMPLEMENTATION	138
<i>Christopher Claus, Robert Huitl, Joachim Rausch, and Walter Stechele</i>	

M3.B - Placement and Routing

AN ANALYTICAL MODEL RELATING FPGA ARCHITECTURE AND PLACE AND ROUTE RUNTIME	146
<i>Scott Y. L. Chin and Steve J. E. Wilton</i>	

REPLACE: AN INCREMENTAL PLACEMENT ALGORITHM FOR FIELD-PROGRAMMABLE GATE ARRAYS	154
<i>David Leong and Guy G. F. Lemieux</i>	

OPTIMAL RUNTIME RECONFIGURATION STRATEGIES FOR SYSTOLIC ARRAYS . . .	162
<i>Arpith C. Jacob, Jeremy D. Buhler, and Roger D. Chamberlain</i>	

M3.C - Applications #1

A MULTI-FPGA ARCHITECTURE FOR STOCHASTIC RESTRICTED BOLTZMANN MACHINES	168
<i>Daniel L. Ly and Paul Chow</i>	

COMPARING FINE-GRAINED PERFORMANCE ON THE AMBRIC MPPA AGAINST AN FPGA	174
<i>Brad Hutchings, Brent Nelson, Stephen West, and Reed Curtis</i>	

LOW POWER TECHNIQUES FOR MOTION ESTIMATION HARDWARE	180
<i>Caglar Kalaycioglu, Onur Ulusel, and Ilker Hamzaoglu</i>	

T1.A - Fault Tolerance and Reliability

COARSE-GRAINED DYNAMICALLY RECONFIGURABLE ARCHITECTURE WITH FLEXIBLE RELIABILITY	186
<i>Dawood Alnajjar, Younghun Ko, Takashi Imagawa, Hiroaki Konoura, Masayuki Hiromoto, Yukio Mitsuyama, Masanori Hashimoto, Hiroyuki Ochi, and Takao Onoye</i>	
A NOVEL SRAM-BASED FPGA ARCHITECTURE FOR EFFICIENT TMR FAULT TOLERANCE SUPPORT	193
<i>Konstantinos Kyriakoulakos and Dionisios Pnevmatikatos</i>	
RECONFIGURABLE FAULT TOLERANCE: A FRAMEWORK FOR ENVIRONMENTALLY ADAPTIVE FAULT MITIGATION IN SPACE	199
<i>Adam Jacobs, Alan D. George, and Grzegorz Cieslewski</i>	

T1.B - FPGA Architectures

MODELING POST-TECHMAPPING AND POST-CLUSTERING FPGA CIRCUIT DEPTH	205
<i>Joydip Das, Steven J. E. Wilton, Philip H. W. Leong, and Wayne Luk</i>	
GLOBALLY OPTIMAL TIME-MULTIPLEXING IN INTER-FPGA CONNECTIONS FOR ACCELERATING MULTI-FPGA SYSTEMS	212
<i>Masato Inagi, Yasuhiro Takashima, and Yuichi Nakamura</i>	

T1.C - Surveys, Trends

AN ASIC PERSPECTIVE ON FPGA OPTIMIZATIONS	218
<i>Andreas Ehliar and Dake Liu</i>	
RECURSION IN RECONFIGURABLE COMPUTING: A SURVEY OF IMPLEMENTATION APPROACHES	224
<i>Iouliia Skliarova and Valery Sklyarov</i>	
A COMPARISON OF FPGA AND FPAAs TECHNOLOGIES FOR A SIGNAL PROCESSING APPLICATION	230
<i>Roberto Selow, Heitor S. Lopes, and Carlos R. Erig Lima</i>	

T2.A - Arithmetic

A RADIX-8 COMPLEX DIVIDER FOR FPGA IMPLEMENTATIONS	236
<i>Dong Wang, Miloš D. Ercegovic, and Nanning Zheng</i>	
EXPLOITING FAST CARRY-CHAINS OF FPGAs FOR DESIGNING COMPRESSOR TREES	242
<i>Hadi Parandeh-Afshar, Philip Brisk, and Paolo Ienne</i>	
LARGE MULTIPLIERS WITH FEWER DSP BLOCKS	250
<i>Florent de Dinechin and Bogdan Pasca</i>	

T2.B - Interconnect (classical)

AREA ESTIMATION AND OPTIMIZATION OF FPGA ROUTING FABRICS	256
<i>Alastair M. Smith, George A. Constantinides, and Peter Y. K. Cheung</i>	
IN FIELD ENERGY-PERFORMANCE TUNABLE FPGA ARCHITECTURES	262
<i>Bitá Nezamfar and Mark Horowitz</i>	
STATIC VERSUS SCHEDULED INTERCONNECT IN COARSE-GRAINED RECONFIGURABLE ARRAYS	268
<i>Brian Van Essen, Aaron Wood, Allan Carroll, Stephen Friedman, Robin Panda, Benjamin Ylvisaker, Carl Ebeling, and Scott Hauck</i>	

T2.C - Image Processing Applications

A FAST PARALLEL MATRIX MULTIPLICATION RECONFIGURABLE UNIT UTILIZED IN FACE RECOGNITION SYSTEMS	276
<i>Ioannis Sotiropoulos and Ioannis Papaefstathiou</i>	
DESIGN SPACE EXPLORATION OF RECONFIGURABLE SYSTEMS FOR CALCULATING FLYING OBJECT'S OPTIMAL NOISE REDUCTION PATHS	282
<i>Dimitrios Kontos, Ioannis Papaefstathiou, and Dionisios Pnevmatikatos</i>	
REAL-TIME PROCESSING OF LOCAL CONTRAST ENHANCEMENT ON FPGA	288
<i>Kentaro Kokufuta and Tsutomu Maruyama</i>	

T3.A - Methodologies

ENHANCEMENTS TO FPGA DESIGN METHODOLOGY USING STREAMING	294
<i>Franjo Plavec, Zvonko Vranesic, and Stephen Brown</i>	
GENERAL METHODOLOGY FOR MAPPING ITERATIVE APPROXIMATION ALGORITHMS TO ADAPTIVE DYNAMICALLY PARTIALLY RECONFIGURABLE SYSTEMS	302
<i>Josef Angermeier, Abdulazim Amouri, and Jürgen Teich</i>	
OPTIMISING DESIGNS BY COMBINING MODEL-BASED AND PATTERN-BASED TRANSFORMATIONS	308
<i>Qiang Liu, Tim Todman, Jose Gabriel de F. Coutinho, Wayne Luk, and George A. Constantinides</i>	

T3.B - Interconnect (NoC)

SFPGA2 - A SCALABLE GALS FPGA ARCHITECTURE AND DESIGN METHODOLOGY	314
<i>Rizwan Syed, Xiaolei Chen, Yajun Ha, and Bharadwaj Veeravalli</i>	
STAR-WHEELS NETWORK-ON-CHIP FEATURING A SELF-ADAPTIVE MIXED TOPOLOGY AND A SYNERGY OF A CIRCUIT- AND A PACKET-SWITCHING COMMUNICATION PROTOCOL	320
<i>Diana Göhringer, Bin Liu, Michael Hübner, and Jürgen Becker</i>	
A NEW DEADLOCK-FREE FAULT-TOLERANT ROUTING ALGORITHM FOR NOC INTERCONNECTIONS	326
<i>Slavisa Jovanović, Camel Tanougast, Serge Weber, and Christophe Bobda</i>	

T3.C - Application Acceleration #1

ACCELERATING HMMER SEARCH USING FPGA	332
<i>Toyokazu Takagi and Tsutomu Maruyama</i>	
AN ACCELERATOR FOR K-TH NEAREST NEIGHBOR THINNING BASED ON THE IMORC INFRASTRUCTURE	338
<i>Tobias Schumacher, Christian Plessl, and Marco Platzner</i>	
EFFICIENT PARTICLE-PAIR FILTERING FOR ACCELERATION OF MOLECULAR DYNAMICS SIMULATION	345
<i>Matt Chiu and Martin C. Herbordt</i>	

W1.A - Applications #2

IMPLEMENTATION OF A RECONFIGURABLE FAST FOURIER TRANSFORM APPLICATION TO DIGITAL TERRESTRIAL TELEVISION BROADCASTING	353
<i>Florent Camarda, Jean-Christophe Prévotet, and Fabienne Nouvel</i>	
DESIGN AND EVALUATION OF AN ENERGY-EFFICIENT DYNAMICALLY RECONFIGURABLE ARCHITECTURE FOR WIRELESS SENSOR NODES	359
<i>Heiko Hinkelmann, Peter Zipf, and Manfred Glesner</i>	
A HIGHLY SCALABLE RESTRICTED BOLTZMANN MACHINE FPGA IMPLEMENTATION	367
<i>Sang Kyun Kim, Lawrence C. McAfee, Peter L. McMahon, and Kunle Olukotun</i>	

W1.B - Cryptography, Networking

PIPELINE IMPLEMENTATION OF THE 128-BIT BLOCK CIPHER CLEFIA IN FPGA	373
<i>Tomasz Kryjak and Marek Gorgoń</i>	
CLOCK DUPLICITY FOR HIGH-PRECISION TIMESTAMPING IN GIGABIT ETHERNET	379
<i>Carles Nicolau, Dolors Sala, and Enrique Cantó</i>	
DPA RESISTANCE FOR LIGHT-WEIGHT IMPLEMENTATIONS OF CRYPTOGRAPHIC ALGORITHMS ON FPGAS	385
<i>Rajesh Velegali and Jens-Peter Kaps</i>	

W1.C - Watermarking, Chip ID, IP Protection

INCREASING STABILITY AND DISTINGUISHABILITY OF THE DIGITAL FINGERPRINT IN FPGAS THROUGH INPUT WORD ANALYSIS	391
<i>Hiren Patel, Yong C. Kim, J. Todd McDonald, and LaVern A. Starman</i>	
TOWARDS A UNIQUE FPGA-BASED IDENTIFICATION CIRCUIT USING PROCESS VARIATIONS	397
<i>Haile Yu, Philip H. W. Leong, Heiko Hinkelmann, Leandro Moller, Manfred Glesner, and P. Zipf</i>	
IP PROTECTION IN PARTIALLY RECONFIGURABLE FPGAS	403
<i>Krzysztof Kepa, Fearghal Morgan, and Krzysztof Kosciuskiewicz</i>	

W2.A - Application Acceleration #2

FPGA ACCELERATING THREE QR DECOMPOSITION ALGORITHMS IN THE UNIFIED PIPELINED FRAMEWORK	410
<i>Yong Dou, Jie Zhou, Xiaoyang Chen, Yuanwu Lei, and Jinbo Xu</i>	
FPGA-ACCELERATED INFORMATION RETRIEVAL: HIGH-EFFICIENCY DOCUMENT FILTERING	417
<i>Wim Vanderbauwhede, Leif Azzopardi, and Mahmoud Moadeli</i>	

W2.B - Acceleration of Video Applications

A TOOLSET FOR THE ANALYSIS AND OPTIMIZATION OF MOTION ESTIMATION ALGORITHMS AND PROCESSORS	423
<i>Trevor Spiteri, George Vafiadis, and Jose Luis Nunez-Yanez</i>	
ACCELERATION OF COMPLEX ALGORITHMS ON A FAST RECONFIGURABLE EMBEDDED SYSTEM ON SPARTAN-3	429
<i>Enrique Cantó, Mariano Fons, Mariano López-García, and Rafael Ramos-Lara</i>	

Poster Session 1

BUILDING HETEROGENEOUS RECONFIGURABLE SYSTEMS USING THREADS	435
<i>Jason Agron and David Andrews</i>	
RECONFIGURATION-BASED TIME-TO-DIGITAL CONVERTER FOR VIRTEX FPGAS.	439
<i>Ángel Quirós-Olozábal, Juan Manuel Barrientos-Villar, and M^a de los Ángeles Cifredo-Chacón</i>	
AN EFFICIENT RECONFIGURABLE ARCHITECTURE TO IMPLEMENT DENSE STEREO VISION ALGORITHM USING HIGH-LEVEL SYNTHESIS.	444
<i>Mario Alberto Ibarra-Manzano, Michel Devy, Jean-Louis Boizard, Pierre Lacroix, and Jean-Yves Fourniols</i>	
HIGH SPEED FIXED POINT DIVIDERS FOR FPGAS	448
<i>Gustavo Sutter and Jean-Pierre Deschamps</i>	
A SELF RECONFIGURING ARCHITECTURE SUPPORTING MULTIPLE OBJECTIVE FUNCTIONS IN GENETIC ALGORITHMS	453
<i>Charalampos Effraimidis, Kyprianos Papadimitriou, Apostolos Dollas, and Ioannis Papaefstathiou</i>	
AUTOMATIC GENERATION OF FPGA HARDWARE ACCELERATORS USING A DOMAIN SPECIFIC LANGUAGE	457
<i>Ricardo Menotti, João M. P. Cardoso, Marcio M. Fernandes, and Eduardo Marques</i>	
A DYNAMICALLY RECONFIGURABLE PARALLEL PIXEL PROCESSING SYSTEM	462
<i>Daniel Llamocca, Marios Pattichis, and Alonzo Vera</i>	
AN APPROACH TO SYSTEM-WIDE FAULT TOLERANCE FOR FPGAS	467
<i>Jano Gebelein, Heiko Engel, and Udo Kebschull</i>	
A MULTI-LAYERED XML SCHEMA AND DESIGN TOOL FOR REUSING AND INTEGRATING FPGA IP	472
<i>Adam Arnesen, Nathaniel Rollins, and Michael Wirthlin</i>	
BITSTREAM COMPRESSION THROUGH FRAME REMOVAL AND PARTIAL RECONFIGURATION	476
<i>Benjamin Sellers, Jonathan Heiner, Michael Wirthlin, and Jeff Kalb</i>	
OPERATION SCHEDULING FOR FPGA-BASED RECONFIGURABLE COMPUTERS . . .	481
<i>Colin Yu Lin, Ngai Wong, and Hayden Kwok-Hay So</i>	
FPGA-ACCELERATED RETINAL VESSEL-TREE EXTRACTION	485
<i>Alejandro Nieto, Victor M. Brea, and David López Vilariño</i>	
NOVEL STRATEGIES FOR HARDWARE ACCELERATION OF FREQUENT ITEMSET MINING WITH THE APRIORI ALGORITHM	489
<i>David W. Thöni and Alfred Strey</i>	

Poster Session 2

DYNAMIC POLYMORPHIC RECONFIGURATION FOR ANTI-TAMPER CIRCUITS	493
<i>Roy Porter, Samuel J. Stone, Yong C. Kim, J. Todd McDonald, and LaVern A. Starman</i>	
RUN-TIME PARTIAL RECONFIGURATION SPEED INVESTIGATION AND ARCHITECTURAL DESIGN SPACE EXPLORATION	498
<i>Ming Liu, Wolfgang Kuehn, Zhonghai Lu, and Axel Jantsch</i>	
DYNAMIC RECONFIGURABLE MIXED-SIGNAL ARCHITECTURE FOR SAFETY CRITICAL APPLICATIONS	503
<i>Romuald Girardey, Michael Hübner, and Jürgen Becker</i>	
USING 3D INTEGRATION TECHNOLOGY TO REALIZE MULTI-CONTEXT FPGAS	507
<i>Alessandro Cevrero, Panagiotis Athanasopoulos, Hadi Parandeh-Afshar, Maurizio Skerlj, Philip Brisk, Yusuf Leblebici, and Paolo Ienne</i>	
MEMS OPTICALLY RECONFIGURABLE GATE ARRAY	511
<i>Hironobu Morita and Minoru Watanabe</i>	
SHARF: AN FPGA-BASED CUSTOMIZABLE PROCESSOR ARCHITECTURE	516
<i>Cem Savaş Başsoy, Henning Manteuffel, and Friedrich Mayer-Lindenberg</i>	
MULTIGIGABIT NETWORK TRAFFIC PROCESSING	521
<i>Jii Halák</i>	
MACS: A MINIMAL ADAPTIVE ROUTING CIRCUIT-SWITCHED ARCHITECTURE FOR SCALABLE AND PARAMETRIC NOCS	525
<i>Rohit Kumar and Ann Gordon-Ross</i>	
FINE GRAIN PARTIAL RECONFIGURATION FOR ENERGY SAVING IN DYNAMICALLY RECONFIGURABLE PROCESSORS	530
<i>Toru Sano, Yoshiki Saito, Masaru Kato, and Hideharu Amano</i>	
A LOW COST RECONFIGURABLE SOFT PROCESSOR FOR MULTIMEDIA APPLICATIONS: DESIGN SYNTHESIS AND PROGRAMMING MODEL	534
<i>Sai Rahul Chalamalasetti, Wim Vanderbauwhede, Sohan Purohit, and Martin Margala</i>	

Poster Session 3

RAPID DESIGN EXPLORATION FRAMEWORK FOR APPLICATION-AWARE CUSTOMIZATION OF SOFT CORE PROCESSORS	539
<i>Alok Prakash, Siew Kei Lam, Amit Singh, and Thambipillai Srikanthan</i>	
A NOVEL STATES RECOVERY TECHNIQUE FOR THE TMR SOFTCORE PROCESSOR	543
<i>Shiro Tanoue, Tomoyuki Ishida, Yoshihiro Ichinomiya, Motoki Amagasaki, Morihiro Kuga, and Toshinori Sueyoshi</i>	
PERFORMANCE METRICS FOR HYBRID MULTI-TASKING SYSTEMS	547
<i>Kyle Rupnow, Jacob Adriaens, Wenyin Fu, and Katherine Compton</i>	
COOPERATIVE MULTITHREADING IN DYNAMICALLY RECONFIGURABLE SYSTEMS	551
<i>Enno Lübbers and Marco Platzner</i>	
THE EDUCATIONAL PROCESSOR SWEET-16	555
<i>Venelin Angelov and Volker Lindenstruth</i>	
SECURE FPGA TECHNOLOGIES AND TECHNIQUES	560
<i>An Braeken, Serge Kubera, Frederik Trouillez, Abdellah Touhafi, Nele Mentens, and Jo Vliegen</i>	
FPGA SUPERCOMPUTER PLATFORMS: A SURVEY	564
<i>Mariette Awad</i>	
A NOVEL SEU, MBU AND SHE HANDLING STRATEGY FOR XILINX VIRTEX-4 FPGAS	569
<i>Xabier Iturbe, Mikel Azkarate, Imanol Martínez, Jon Perez, and Armando Astarloa</i>	
RUN-TIME RESOURCE MANAGEMENT IN FAULT-TOLERANT NETWORK ON RECONFIGURABLE CHIP	574
<i>Mohammad Hosseinabady and Jose L. Nunez-Yanez</i>	
HOT-SWAPPING ARCHITECTURE EXTENSION FOR MITIGATION OF PERMANENT FUNCTIONAL UNIT FAULTS	578
<i>Zoltan Endre Rakosi, Masayuki Hiromoto, Hiroyuki Ochi, and Yukihiro Nakamura</i>	
SVM SPEAKER VERIFICATION SYSTEM BASED ON A LOW-COST FPGA	582
<i>Rafael Ramos-Lara, Mariano López-García, Enrique Cantó-Navarro, and Luís Puente-Rodríguez</i>	
AN FPGA-BASED EMBEDDED WIDEBAND AUDIO CODEC SYSTEM	587
<i>Chang Choo, Bhavya Bambhania, Woon-Seob So, In-Ki Hwang, and Do-Young Kim</i>	

Poster Session 4

OFF-LINE PLACEMENT OF HARDWARE TASKS ON FPGA	591
<i>Ikbel Belaid, Fabrice Muller, and Maher Benjemaa</i>	
PROTEUS: AN ARCHITECTURAL SYNTHESIS TOOL BASED ON THE STREAM PROGRAMMING PARADIGM	596
<i>Nikolaos Bellas, Sek Chai, Malcolm Dwyer, Dan Linzmeier, and Abelardo Lopez-Lagunas</i>	
BINARY SYNTHESIS WITH MULTIPLE MEMORY BANKS TARGETING ARRAY REFERENCES	600
<i>Yosi Ben Asher and Nadav Rotem</i>	
MAPPING BASIC PREFIX COMPUTATIONS TO FAST CARRY-CHAIN STRUCTURES .	604
<i>Thomas B. Preußner and Rainer G. Spallek</i>	
FPGA IMPLEMENTATION OF TIME-MULTIPLEXED MULTIPLE CONSTANT MULTIPLICATION BASED ON CARRY-SAVE ARITHMETIC	609
<i>Roberto Gutierrez, Javier Valls, and Asuncion Perez-Pascual</i>	
COMPENSATING FOR VARIABILITY IN FPGAS BY RE-MAPPING AND RE-PLACEMENT	613
<i>Pete Sedcole, Edward Stott, and Peter Y. K. Cheung</i>	
SYNTHESIS OF THE SR PROGRAMMING LANGUAGE FOR COMPLEX FPGAS	617
<i>Nick Gasson and Neil Audsley</i>	
EXPLOITING SYNCHRONOUS PLACEMENT FOR ASYNCHRONOUS CIRCUITS ONTO COMMERCIAL FPGAS	622
<i>Maurizio Tranchero and Leonardo M. Reyneri</i>	
USING C-TO-GATES TO PROGRAM STREAMING IMAGE PROCESSING KERNELS EFFICIENTLY ON FPGAS.	626
<i>Kristof Denolf, Stephen Neuendorffer, and Kees Vissers</i>	
AN FPGA BASED VERIFICATION PLATFORM FOR HYPERTRANSPORT 3.X	631
<i>Heiner Litz, Holger Fröning, Maximilian Thürmer, and Ulrich Brüning</i>	
A VIRUS SCANNING ENGINE USING A PARALLEL FINITE-INPUT MEMORY MACHINE AND MPUS	635
<i>Hiroki Nakahara, Tsutomu Sasao, Munehiro Matsuura, and Yoshifumi Kawamura</i>	
TRACKING ELEPHANT FLOWS IN INTERNET BACKBONE TRAFFIC WITH AN FPGA-BASED CACHE	640
<i>Martin Zadnik, Marco Canini, Andrew W. Moore, David J. Miller, and Wei Li</i>	

Poster Session 5

A RECONFIGURABLE FIR/FFT UNIT FOR WIRELESS TELECOMMUNICATION SYSTEMS	645
<i>Maroun Ojail, Raphael David, Stephane Chevobbe, and Didier Demigny</i>	
EFFICIENT AES S-BOXES IMPLEMENTATION IN NON-VOLATILE FPGAS	649
<i>Lubos Gaspar, Milos Drutarovsky, Viktor Fischer, and Nathalie Bochar</i>	
MODULARIZING FLUX LIMITER FUNCTIONS FOR A COMPUTATIONAL FLUID DYNAMICS ACCELERATOR ON FPGAS	654
<i>Kenta Inakagata, Hirokazu Morishita, Yasunori Osana, Naoyuki Fujita, and Hideharu Amano</i>	
COMPACT FPGA IMPLEMENTATION OF CAMELLIA	658
<i>Panasayya Yalla and Jens-Peter Kaps</i>	
FPGA-BASED ACCELERATION OF NEURAL NETWORK FOR RANKING IN WEB SEARCH ENGINE WITH A STREAMING ARCHITECTURE	662
<i>Jing Yan, Ning-Yi Xu, Xiong-Fei Cai, Rui Gao, Yu Wang, Rong Luo, and Feng-Hsiung Hsu</i>	
AN FPGA DESIGN FOR EVALUATING SCORE FUNCTION IN PROTEIN ENERGY CALCULATION	666
<i>Jose Manuel Romero-Ximil and Arturo Díaz-Pérez</i>	
EMULATING SPIKING NEURAL NETWORKS FOR EDGE DETECTION ON FPGA HARDWARE	670
<i>Brendan Glackin, Jim Harkin, Thomas M. McGinnity, Liam P. Maguire, and Qingxiang Wu</i>	
A RECONFIGURABLE ARCHITECTURE FOR THE PHYLOGENETIC LIKELIHOOD FUNCTION	674
<i>Nikolaos Alachiotis, Alexandros Stamatakis, Euripides Sotiriades, and Apostolos Dollas</i>	
CONFIGURING AREA AND PERFORMANCE: EMPIRICAL EVALUATION ON AN FPGA-BASED BIOCHEMICAL SIMULATOR	679
<i>Tomonori Ooya, Hideki Yamada, Tomoya Ishimori, Yuichiro Shibata, Yasunori Osana, Kiyoshi Oguri, Masato Yoshimi, Yuri Nishikawa, Akira Funahashi, Noriko Hiroi, and Hideharu Amano</i>	
A FPGA BASED COPROCESSOR FOR GENE FINDING USING INTERPOLATED MARKOV MODEL (IMM)	683
<i>Grigorios Chrysos, Euripides Sotiriades, Ioannis Papaefstathiou, and Apostolos Dollas</i>	
ENHANCED GRADIENT-BASED MOTION VECTOR COPROCESSOR	687
<i>Guillermo Botella, Antonio García, Uwe Meyer-Baese, Manuel Rodríguez, M. Carmen Molina, and Luise Parrilla</i>	
DYNAMIC RECONFIGURATION SYSTEM FOR REAL-TIME VIDEO PROCESSING ...	691
<i>Saya Hinaga, Yoshiki Yamaguchi, Tetsuhiko Yao, and Tohru Kawabe</i>	

NUMERICALLY CONTROLLED OSCILLATORS USING LINEAR APPROXIMATION . .	695
<i>Hans-Jörg Pfeiderer and Stefan Lachowicz</i>	
RANDOM NUMBERS GENERATION: INVESTIGATION OF NARROW TRANSITIONS SUPPRESSION ON FPGA	699
<i>Vladimir Rožić and Ingrid Verbauwhede</i>	
IMPROVING THE QUALITY OF A PHYSICAL UNCLONABLE FUNCTION USING CONFIGURABLE RING OSCILLATORS	703
<i>Abhranil Maiti and Patrick Schaumont</i>	
CREMA: A COARSE-GRAIN RECONFIGURABLE ARRAY WITH MAPPING ADAPTIVENESS	708
<i>Fabio Garzia, Waqar Hussain, and Jari Nurmi</i>	
PhD Forum Presentations	
HIGH-LEVEL PROGRAMMING OF COARSE-GRAINED RECONFIGURABLE ARCHITECTURES	713
<i>Zain Ul-Abdin</i>	
FPGA SUPPORT FOR SATELLITE COMPUTATIONS OF HYPER SPECTRAL IMAGES	715
<i>Carlos González, Daniel Mozos, and Javier Resano</i>	
IMPROVING THE MEMORY FOOTPRINT AND RUNTIME SCALABILITY OF FPGA CAD ALGORITHMS	717
<i>Scott Y. L. Chin and Steve J. E. Wilton</i>	
EFFICIENT TECHNIQUES AND METHODOLOGIES FOR EMBEDDED SYSTEM DESIGN USING FREE HARDWARE AND OPEN STANDARDS	719
<i>J. I. Villar, J. Juan, and M. J. Bellido</i>	
MULTI-TERMINAL BDD SYNTHESIS AND APPLICATIONS	721
<i>Petr Mikušek</i>	
SOFT ERRORS IN FLASH-BASED FPGAS: ANALYSIS, METHODOLOGIES AND FIRST RESULTS	723
<i>Niccolò Battezzati, Filomena Decuzzi, Luca Sterpone, and Massimo Violante</i>	
RISPP: A RUN-TIME ADAPTIVE RECONFIGURABLE EMBEDDED PROCESSOR	725
<i>Lars Bauer, Muhammad Shafique, and Jörg Henkel</i>	

Author Index