

# **2009 IEEE Custom Integrated Circuits Conference**

  

## **(CICC 2009)**

**San Jose, California, USA  
13 – 16 September 2009**



**IEEE Catalog Number:** CFP09CIC-PRT  
**ISBN:** 978-1-4244-4071-9

# TABLE OF CONTENTS

## SESSION- OVER-SAMPLED DATA CONVERTERS

<b>A 630<math>\mu</math>W Zero-Crossing-Based <math>\Delta\Sigma</math> ADC Using Switched-Resistor Current Sources in 45nm CMOS.....</b>	1
<i>T. Musah, S. Kwon, H. Lakdawala, K. Soumyanath, U. Moon</i>	
<b>A Low-Power 1.92MHz CT <math>\Delta\Sigma</math> Modulator With 5-bit Successive Approximation Quantizer .....</b>	5
<i>M. Ranjbar, A. Mehrabi, O. Oliaei</i>	
<b>A Self-Calibrated 2-1-1 Cascaded Continuous-Time <math>\Delta\Sigma</math> Modulator.....</b>	9
<i>J. Kamiishi, Y. Shu, K. Tomioka, K. Hamashita, B. Song</i>	
<b>A 120dB Dynamic Range 400mW Class-D Speaker Driver with 4<sup>th</sup>-order PWM Modulator .....</b>	13
<i>M. Wang, X. Jiang, J. Song, T. Brooks</i>	

## SESSION- NANOSCALE POWER AND PERFORMANCE OPTIMIZATIONS

<b>Design Optimizations for Reduced Power and Higher Operating Frequency in a Custom x86-64 Processor Core .....</b>	17
<i>W. Keshlear, S. Oliver, R. Colyer, J. Schreiber, T. Antoniadis, T. Mickelson, T. Puzey, M. Bates</i>	
<b>A Minimum Decap Allocation Technique Based on Simultaneous Switching for Nanoscale SoC.....</b>	21
<i>K. Shimazaki, T. Okumura</i>	
<b>Charge-Borrowing Decap: A Novel Circuit for Removal of Local Supply Noise Violations.....</b>	25
<i>X. Meng, R. Saleh, S. Wilton</i>	
<b>Circuit Techniques for Enhancing the Clock Data Compensation Effect under Resonant Supply Noise.....</b>	29
<i>D. Jiao, J. Gu, C.H. Kim</i>	
<b>Switched Resonant Clocking (SRC) Scheme Enabling Dynamic Frequency Scaling and Low-Speed Test.....</b>	33
<i>K. Ikeuchi, K. Sakaida, K. Ishida, T. Sakurai, M. Takamiya</i>	

## SESSION- FREQUENCY SYNTHESIZERS

<b>Insights into Wideband Fractional All-Digital PLLs for RF Applications .....</b>	37
<i>E. Temporiti, C. Weltin-Wu, D. Baldi, R. Tonietto, F. Svelto</i>	
<b>Time to Digital Converter based on a 2-dimensions Vernier Architecture.....</b>	45
<i>A. Liscidini, L. Vercesi, R. Castello</i>	
<b>A Fractional-N PLL Modulator with Flexible Direct Digital Phase Modulation .....</b>	49
<i>M. Ferriss, D.T. Lin, M.P. Flynn</i>	
<b>A Sub-0.75° RMS-Phase-Error Differentially-Tuned Fractional-N Synthesizer with On-Chip LDO Regulator and Analog-Enhanced AFC Technique.....</b>	53
<i>L. Lu, L. Meng, L. Zou, H. Min, Z. Tang</i>	
<b>A Sub-2.5ns Frequency-Hopped Quadrature Frequency Synthesizer in 0.13-<math>\mu</math>m Technology.....</b>	57
<i>N. Lanka, S. Patnaik, R. Harjani</i>	
<b>A 5.2mW Ku-Band CMOS Injection-Locked Frequency Doubler with Differential Input / Output .....</b>	61
<i>E. Monaco, M. Borgarino, F. Svelto, A. Mazzanti</i>	

## SESSION- MEMS, BIOMEDICAL, AND SENSORS

<b>MEMS for Integrated Timing and Spectral Processing .....</b>	65
<i>F. Ayazi</i>	
<b>Fully-Monolithic, 600° C Differential Amplifiers in 6H-SiC JFET IC Technology.....</b>	73
<i>A.C. Patil, X. Fu, M. Mehregany, S.L. Garverick</i>	
<b>A 32x32 50ps Resolution 10 Bit Time to Digital Converter Array in 130nm CMOS for Time Correlated Imaging .....</b>	77
<i>J. Richardson, R. Walker, L. Grant, D. Stoppa, F. Borghetti, E. Charbon, M. Gersbach, R.K. Henderson</i>	

<b>RF-CMOS-MEMS based Frequency-Reconfigurable Amplifiers</b>	.....	81
<i>T. Mukherjee, G.K. Fedder</i>		
<b>Ultra-Low-Power Electronics for Non-invasive Medical Monitoring</b>	.....	85
<i>L. Turicchia, S. Mandal, M. Tavakoli, L. Fay, V. Misra, J. Bohorquez, W. Sanchez, R. Sarpeshkar</i>		
<b>High-Voltage Tolerant Stimulation Monitoring Circuit in Conventional CMOS Process</b>	.....	93
<i>E.K.F. Lee</i>		
<b>Circuits Techniques and Microsystems Assembly for Intracortical Multichannel ENG Recording</b>	.....	97
<i>B. Gosselin, M. Sawan</i>		

## **SESSION- GIGABIT TRANSCEIVERS AND BUILDING BLOCKS**

<b>Emerging Standards at ~10 Gbps for Wireline Communications and Associated Integrated Circuit Design and Validation</b>	.....	105
<i>M.P. Li, S. Shumarayev</i>		
<b>A 18mW 10Gbps Continuous-Time FIR Equalizer for Wired Line Data Communications in 0.12<math>\mu</math>m CMOS</b>	.....	113
<i>H. Liu, J. Liu, R. Payne, C. Cantrrell, M. Morgan</i>		
<b>A 1-mW 12-Gb/s Continuous-Time Adaptive Passive Equalizer in 90-nm CMOS</b>	.....	117
<i>D.H. Shin, J.E. Jang, F. O'Mahony, C.P. Yue</i>		
<b>A 3x3.8Gb/s Four-Wire High Speed I/O Link Based On CDMA-Like Crosstalk Cancellation</b>	.....	121
<i>T. Hsueh, P. Su, S. Pamarti</i>		
<b>A 5Gbps 0.13<math>\mu</math>m CMOS Pilot-Based Clock and Data Recovery Scheme for High-Speed Links</b>	.....	125
<i>M.R. Ahmadi, A. Amirkhani, R. Harjani</i>		
<b>A 10-Gbps CMOS Single Chip Optical Receiver with 2-D Meshed Spatially-Modulated Light Detector</b>	.....	129
<i>S. Huang, W. Chen</i>		

## **SESSION- CMOS SCALING AND BEYOND**

<b>Progress and Outlook of Lithography for Semiconductor IC</b>	.....	133
<i>B.J. Lin, R.G. Liu</i>		
<b>Copper Interconnect Technology for the 32 nm Node and Beyond</b>	.....	141
<i>J. Gambino, F. Chen, J. He</i>		
<b>Advanced SOI CMOS Transistor Technologies for High-Performance Microprocessor Applications</b>	.....	149
<i>M. Horstmann, A. Wei, J. Hoentschel, T. Feudel, T. Scheiper, R. Stephan, M. Gerhardt, S. Krugel, M. Raab</i>		
<b>High Mobility Channel CMOS Technologies for Realizing High Performance LSI's</b>	.....	153
<i>S. Takagi</i>		

## **POSTER SESSION**

<b>Trimless Second Order Curvature Compensated Bandgap Reference using Diffusion Resistor</b>	.....	161
<i>A. Kumar</i>		
<b>A 10mW 9.7ENOB 80MSPS Pipeline ADC in 65nm CMOS Process without any Special Mask Requirement and with Single 1.3V Supply</b>	.....	165
<i>A.K. Das, H. Bhasin, S.S.R. Giduturi</i>		
<b>A 1.5mW 16b ADC with Improved Segmentation and Centroiding Algorithms and Litho-friendly Physical Design (LFD) used in Space Telescope Imaging Applications</b>	.....	169
<i>L.L. Lewyn, M. Loose</i>		
<b>An 11mW 100MHz 16X-OSR 64dB-SNDR Hybrid CT/DT <math>\Delta\Sigma</math> ADC with Relaxed DEM Timing</b>	.....	171
<i>S. Kwon, P.K. Hanumolu, S. Kim, S. Lee, S. You, H. Park, J. Kim, U. Moon</i>		
<b>A 14.6<sup>th</sup>-order 3.456GHz Transmit Baseband Filter in 110nm CMOS for Millimeter-Wave Communication Systems</b>	.....	175
<i>M. Tokumaru, H. Ikoma, Y. Yamada, K. Okamoto, A. Yamamoto, Y. Shirakawa</i>		
<b>64-bit Prefix Adders: Power-Efficient Topologies and Design Solutions</b>	.....	179
<i>C. Zhou, B.M. Fleischer, M. Gschwind, R. Puri</i>		
<b>Energy-Performance Tunable Logic</b>	.....	183
<i>B. Nezamfar, M. Horowitz</i>		
<b>A 6-bit Arbitrary Digital Noise Emulator in 65nm CMOS Technology</b>	.....	187
<i>T. Matsuno, D. Fujimoto, D. Kosaka, N. Hamanishi, K. Tanabe, M. Shiochi, M. Nagata</i>		

<b>A 0.92mm<sup>2</sup> 23.4mW Fully-Compliant CTC Decoder for WiMAX 802.16e Application.....</b>	191
S. Yen, M. Hu, C. Chen, H. Chang, S. Jou, C. Lee	
<b>Embedded High-Speed BCH Decoder for New-Generation NOR Flash Memories.....</b>	195
X. Wang, D. Wu, C. Hu, L. Pan, R. Zhou	
<b>A 56MΩ CMOS TIA for MEMS Applications.....</b>	199
J. Salvia, P. Lajevardi, M. Hekmat, B. Murmann	
<b>A 366kS/s 400uW 0.0013mm<sup>2</sup> Frequency-to-Digital Converter Based CMOS Temperature Sensor Utilizing Multiphase Clock .....</b>	203
K. Kim, H. Lee, S. Jung, C. Kim	
<b>Design-for-Manufacturing Features in Nanometer Logic Processes - A Reverse Engineering Perspective.....</b>	207
D. James	
<b>Quadratic Differential and Integration Technique in V<sup>2</sup> Control Buck Converter with Small ESR Capacitor .....</b>	211
S. Wang, Y. Lee, Y. Lai, K. Chen	
<b>Adaptive Performance Compensation with In-Situ Timing Error Prediction for Subthreshold Circuits .....</b>	215
H. Fuketa, M. Hashimoto, Y. Mitsuyama, T. Onoye	
<b>A Full Chip Integrated Power and Substrate Noise Analysis Framework for Mixed-Signal SoC Design .....</b>	219
D. Kosaka, Y. Bando, G. Yokomizo, K. Tsuboi, Y.S. Li, S. Lin, M. Nagata	
<b>An Accurate and Fast Behavioral Model for PLL Frequency Synthesizer Phase Noise/Spurs Prediction .....</b>	223
X. Yan, X. Kuang, N. Wu	
<b>Pathfinding for 22nm CMOS Designs using Predictive Technology Models.....</b>	227
X. Li, W. Zhao, Y. Cao, Z. Zhu, J. Song, D. Bang, C. Wang, S.H. Kang, J. Wang, M. Nowak, N. Yu	
<b>An SRAM Reliability Test Macro for Fully-Automated Statistical Measurements of V<sub>min</sub> Degradation.....</b>	231
T. Kim, W. Zhang, C.H. Kim	
<b>A 60 GHz CMOS Balanced Downconversion Mixer with a Layout Efficient 90° Hybrid Coupler .....</b>	235
R.E. Amaya, C.J. Verver	
<b>A 0.46ps RJ<sub>rms</sub> 5GHz Wideband LC PLL for Multi-Protocol 10Gb/s SerDes .....</b>	239
C. Rao, A. Wang, S. Desai	
<b>A 10MHz to 315MHz Cascaded Hybrid PLL with Piecewise Linear Calibrated TDC .....</b>	243
M. Song, Y. Kwak, S. Ahn, W. Kim, B. Park, C. Kim	
<b>A 430MHz-2.15GHz Fractional-N Frequency Synthesizer for DVB and ABS-S Applications .....</b>	247
P. Yu, Z. Gong, M. Gu, Y. Shi, F.F. Dai	
<b>SiGe Digital Frequency Dividers with Reduced Residual Phase Noise .....</b>	251
S. Horst, S. Phillips, H. Lavasani, F. Ayazi, J.D. Cressler	
<b>A 54-862 MHz CMOS Direct Conversion Transceiver for IEEE 802.22 Cognitive Radio Applications.....</b>	255
J. Kim, S.J. Lee, S. Kim, J.O. Ha, J. Min, Y.S. Eo, H. Shin	
<b>A 1.8V, Sub-mW, Over 100% Locking Range, Divide-by-3 and 7 Complementary-Injection-Locked 4 GHz Frequency Divider .....</b>	259
Y. Lo, H. Chen, J. Silva-Martinez, S. Hoyos	

## SESSION- NYQUIST RATE ADC'S

<b>A 10b 50MS/s Opamp-Sharing Pipeline A/D With Current-Reuse OTAs.....</b>	263
K. Chandrashekhar, B. Bakkaloglu	
<b>A 12-b 56MS/s Pipelined ADC in 65nm CMOS .....</b>	267
A. Leuciuc, W. Evans, H. Ji, E. Naviasky, X. He	
<b>A 9.43-ENOB 160MS/s 1.2V 65nm CMOS ADC Based on Multi-Stage Amplifiers .....</b>	271
Y. Kim, H. Choi, K. Lee, G. Ahn, S. Lee, J. Kim, K. Moon, M. Choi, K. Moon, H. Park, B. Park	
<b>A Continuous-Time Input Pipeline ADC with Inherent Anti-Alias Filtering.....</b>	275
D. Gubbins, S. Kwon, B. Lee, P.K. Hanumolu, U. Moon	
<b>Split Capacitor DAC Mismatch Calibration in Successive Approximation ADC .....</b>	279
Y. Chen, X. Zhu, H. Tamura, M. Kubune, Y. Tomita, T. Hamada, M. Yoshioka, K. Ishikawa, T. Takayama, J. Ogawa, S. Tsukamoto, T. Kuroda	
<b>A 6b 3GS/s Flash ADC with Background Calibration .....</b>	283
M. Kijima, K. Ito, K. Kamei, S. Tsukamoto	
<b>A 1-GS/s 6-bit 6.7-mW ADC in 65-nm CMOS .....</b>	287
J. Yang, T.L. Naing, B. Brodersen	

## **SESSION- POWER MANAGEMENT**

<b>Integrating Magnetics for on-Chip Power: Challenges and Opportunities .....</b>	291
<i>C.R. Sullivan</i>	
<b>A Wide-Load-Range Single-Inductor-Dual-Output Boost Regulator with Minimized Cross-Regulation by Constant-Charge-Auto-Hopping (CCAH) Control .....</b>	299
<i>X. Jing, P.K.T. Mok, M.C. Lee</i>	
<b>A Single-Inductor Dual-Output Switching Converter with Low Ripples and Improved Cross Regulation .....</b>	303
<i>W. Xu, Y. Li, X. Gong, Z. Hong, D. Killat</i>	
<b>An Area- and Power-efficient Monolithic Buck Converter with Fast Transient Response.....</b>	307
<i>Y. Wu, S.Y.S. Tsui, P.K.T. Mok</i>	
<b>An Efficiency-Enhanced Auto-Reconfigurable 2x/3x SC Charge Pump for Transcutaneous Power Transmission .....</b>	311
<i>X. Zhang, H. Lee</i>	
<b>A Novel On-chip Voltage Generator for Low Voltage DRAMs and PRAMs .....</b>	315
<i>T. Matano, K. Sato, K. Nakai, I. Asano</i>	

## **SESSION- DIGITAL WIRELINE AND PLL TECHNIQUES**

<b>Fast Lock Scheme for Phase-Locked Loops .....</b>	319
<i>A. Bashir, J. Li, K. Ivatury, N. Khan, N. Gala, N. Familia, Z. Mohammed</i>	
<b>ADC-based Serial I/O Receivers.....</b>	323
<i>C.K. Yang, E. Chen</i>	
<b>A 2.4-GHz Low-Power All-Digital Phase-Locked Loop .....</b>	330
<i>L. Xu, S. Lindfors, K. Stadius, J. Ryynanen</i>	
<b>A Nonlinear Phase Detector for Digital Phase Locked Loops.....</b>	334
<i>P. Hsieh, J. Maxey, C.K. Yang</i>	
<b>Nonlinear Behavior Study in Digital Bang-Bang PLL.....</b>	338
<i>A. Varelian, M. Moussavi, W. Bereza, W. Fergusson, C. Berndt, R.H. Patel</i>	
<b>Analysis of Digital Bang-Bang Clock and Data Recovery for Multi-Gigabit/s Serial Transceivers .....</b>	342
<i>Y. Sun, H. Wang</i>	

## **SESSION- PROCESS INTEGRATION AND MANUFACTURING ISSUES**

<b>Pushing the Speed Limits of SiGe:C HBTs up to 0.5 Terahertz .....</b>	346
<i>S. Decoutere, S. Van Huylenbroeck, B. Heinemann, A. Fox, P. Chevalier, A. Chantre, T. Meister, K. Aufinger, M. Schröter</i>	
<b>The Challenge of Lead-free Electronics for Aerospace Electronic Systems .....</b>	354
<i>L.W. Condra, S.J. Meschter, D.A. Pinsky, A.J. Rafanelli</i>	
<b>High Voltage Devices in Advanced CMOS Technologies .....</b>	361
<i>R.A. Bianchi, C. Raynaud, F. Blanchet, F. Monsieur, O. Noblanc</i>	
<b>Angle Sensitive Pixels in CMOS for Lensless 3D Imaging .....</b>	368
<i>A. Wang, P. Gill, A. Molnar</i>	

## **SESSION- RF TRANSCEIVERS AND BUILDING BLOCKS**

<b>A 5.5mA 2.4-GHz Two-Point Modulation Zigbee Transmitter with Modulation Gain Calibration .....</b>	372
<i>R. Yu, T. Yeo, K. Tan, S. Mou, Y. Cui, H. Wang, H. Yap, E. Ting, M. Itoh</i>	
<b>A SAW-less CMOS CDMA Receiver With Active Tx Filtering .....</b>	376
<i>H. Khatri, P.S. Gudem, L.E. Larson</i>	
<b>A High Dynamic Range ASK Demodulator for Passive UHF RFID with Automatic Over-Voltage Protection and Detection Threshold Adjustment.....</b>	380
<i>G.K. Balachandran, R.E. Barnett</i>	
<b>A 1 Watt 1-5 GHz Class B Push-Pull Si/SiGe HBT Power Amplifier .....</b>	384
<i>T.S. Wooten, L.E. Larson</i>	
<b>Challenges in the Design of Cognitive Radios .....</b>	388
<i>B. Razavi</i>	

<b>A 29 dBm CMOS Class-E Power Amplifier with 63% PAE Using Negative Capacitance.....</b>	396
<i>Y. Song, S. Lee, J. Lee, S. Nam</i>	
<b>CMOS RF Transmitter with Integrated Power Amplifier Utilizing Digital Equalization .....</b>	400
<i>D.H. Kwon, H. Li, Y. Chang, R. Tseng, Y. Chiu</i>	

## **SESSION- MODELING OF PASSIVE ELEMENTS AND RELIABILITY**

<b>RF CMOS is More than CMOS: Modeling of RF Passive Components .....</b>	404
<i>Z. Yu, C.C. McAndrew</i>	
<b>Measurement and Analysis of Contact Plug Resistance Variability.....</b>	412
<i>K. Balakrishnan, D. Boning</i>	
<b>Sensitivity Computation Using Domain-Decomposition for Boundary Element Method Based Capacitance Extractors .....</b>	419
<i>Y. Bi, K.J. Van Der Kolk, N.P. Van Der Meij</i>	
<b>Circuit Aging Prediction for Low-Power Operation .....</b>	423
<i>R. Zheng, J. Velamala, V. Reddy, V. Balakrishnan, E. Mintarno, S. Mitra, S. Krishnan, Y. Cao</i>	
<b>Impact of Transistor Level Degradation on Product Reliability .....</b>	427
<i>T. Nigam</i>	

## **SESSION- 3D ICS AND 3D SYSTEMS**

<b>Trend from ICs to 3D ICs to 3D Systems .....</b>	435
<i>R.R. Tummala, V. Sundaram, R. Chatterjee, P.M. Raj, N. Kumbhat, V. Sukumaran, V. Sridharan, A. Choudury, Q. Chen, T. Bandyopadhyay</i>	
<b>The Prospect of 3D-IC .....</b>	441
<i>S.S. Wong, A. El Gamal</i>	
<b>47% Power Reduction and 91% Area Reduction in Inductive-Coupling Programmable Bus for NAND Flash Memory Stacking .....</b>	445
<i>M. Saito, Y. Sugimori, Y. Kohama, Y. Yoshida, N. Miura, H. Ishikuro, T. Kuroda</i>	
<b>60GHz CMOS/PCB Co-Design And Phased Array Technology.....</b>	449
<i>J. Laskar, S. Pinel, S. Sarkar, P. Sen, B. Perunama, M. Leung, D. Dawn, D. Yeh, F. Barale, K. Chuang, G. Iyer, J.H. Lee, P. Melet</i>	
<b>The Highly Integrated Mobile WiMAX Module Using Embedded PCB &amp; SIP Technology .....</b>	455
<i>J. Cho, H. Lee, J. Moon</i>	
<b>System on Chip with 1.12mW-32Gb/s AC-Coupled 3D Memory Interface.....</b>	459
<i>R. Canegallo, L. Perugini, A. Pasini, M. Innocenti, M. Scanduzzo, R. Guerrieri, P.L. Rolandi</i>	

## **POSTER SESSION**

<b>A 3 - 14V Rail-to-Rail Constant <math>g_m</math> Opamp in Conventional 0.18<math>\mu</math>m CMOS Process .....</b>	463
<i>E.K.F. Lee</i>	
<b>An Integrated CMOS Receiver Chip for NMR-Applications .....</b>	467
<i>J. Anders, P. SanGiorgio, G. Boero</i>	
<b>A 1.2-V 2.7-mW 160MHz Continuous-Time Delta- Sigma Modulator with Input-Feedforward Structure.....</b>	471
<i>J. Zhang, L. Yao, Y. Lian</i>	
<b>Dual-Loop Direct VCO Modulation for Spread Spectrum Clock Generation .....</b>	475
<i>C.D. LeBlanc, B.T. Voegeli, T. Xia</i>	
<b>Phase Noise in a Synchronized Concurrent Dual-Frequency Oscillator.....</b>	479
<i>A. Goel, H. Hashemi</i>	
<b>A Unified Parallel Radix-4 Turbo Decoder for Mobile WiMAX and 3GPP-LTE.....</b>	483
<i>J. Kim, I. Park</i>	
<b>Tera-scale Performance Machine Learning SoC with Dual Stream Processor Architecture for Multimedia Content Analysis .....</b>	487
<i>T. Chen, C. Tang, S. Tsai, C. Tsai, S. Chien, L. Chen</i>	
<b>A Fully Integrated CMOS UHF RFID Reader Transceiver for Handheld Applications .....</b>	491
<i>J. Wang, C. Zhang, B. Chi, Ziqiang Wang, Zhihua Wang</i>	
<b>A 1.5GS/s 4096-Point Digital Spectrum Analyzer for Space-Borne Applications .....</b>	495
<i>B. Richards, N. Nicolici, H. Chen, K. Chao, R. Abiad, D. Werthimer, B. Nikolic</i>	

<b>R</b> <u>Ead/Acces</u> - <u>P</u> ferred (REAP) SRAM - Architecture-Aware Bit Cell Design for Improved Yield and Lower V <sub>MIN</sub> .....	499
A. Goel, P. Ndai, J.P. Kulkarni, K. Roy	
<b>A 1-V 60-<math>\mu</math>W 16-Channel Interface Chip for Implantable Neural Recording .....</b>	503
W. Liew, X. Zou, L. Yao, Y. Lian	
<b>CMOS-based Flexible Multi-site Retinal Stimulator Toward Retinal Prosthesis Technology.....</b>	507
T. Tokuda, Y. Takeuchi, T. Noda, K. Sasagawa, J. Ohta	
<b>Chemical Microsystem Based on Integration of Microresonant Sensor and CMOS ASIC.....</b>	511
K.S. Demirci, S. Truax, L.A. Beardslee, O. Brand	
<b>Fixed- and Variable-Length Ring Oscillators for Variability Characterization in 45nm CMOS.....</b>	515
J. Park, L. Pang, K. Duong, B. Nikolic	
<b>An Energy-Recycling (ER) Technique for Field Color Sequential LCD Backlight Driving .....</b>	519
M. Huang, Y. Tsai, C. Hsieh, K. Chen	
<b>A Monolithic Buck Converter Using Differentially Enhanced Duty Ripple Control.....</b>	523
J. Fan, X. Li, J. Park, A. Huang	
<b>Nonvolatile SRAM (NV-SRAM) Using Functional MOSFET Merged with Resistive Switching Devices .....</b>	527
S. Yamamoto, Y. Shuto, S. Sugahara	
<b>A Simplified Method for Phase Noise Calculation.....</b>	531
M. Tohidian, A.F. Ahmady, M. Kamarei	
<b>Design of 2xVDD-Tolerant I/O Buffer with 1xVDD CMOS Devices.....</b>	535
M. Ker, Y. Lin	
<b>A 3-Level PWM ADSL2+ CO Line Driver .....</b>	539
S. Gierkink, K. Lakshmikumar, V. Mukundagiri	
<b>A 65nm CMOS, Ring-Oscillator based, High Accuracy Digital Phase Lock Loop for USB2.0.....</b>	543
A.S. Kamath, B. Chattopadhyay, G. Nayak	
<b>A Phase Detector for 12.5Gbps Clock and Data Recovery with Optimal Detection .....</b>	547
J.H. Jang, T. Choi, B. Jung	
<b>Design-Space Exploration of Backplane Receivers with High-Speed ADCs and Digital Equalization .....</b>	551
H. Chung, G. Wei	
<b>A CMOS 3.3–8.4 GHz Wide Tuning Range, Low Phase Noise LC VCO .....</b>	555
B. Sadhu, J. Kim, R. Harjani	
<b>Near-Field Communication using Phase-Locking and Pulse Signaling for Millimeter-Scale Systems.....</b>	559
Y. Lin, D. Sylvester, D. Blaauw	

## **SESSION- ANALOG TECHNIQUES**

<b>Noise in Short Channel MOSFETs .....</b>	563
J.A. McNeill	
<b>Auto Correction Feedback for Ripple Suppression in a Chopper Amplifier.....</b>	569
Y. Kusuda	
<b>A 0.5V 2.2pW 2-Transistor Voltage Reference .....</b>	573
M. Seok, G. Kim, D. Sylvester, D. Blaauw	
<b>Moving Signals On and Off Chip .....</b>	577
E. Rosenbaum, H. Bae, K.S. Bhatia, A.C. Faust	
<b>A Widely-Tunable and Ultra-low-power MOSFET-C Filter Operating in Subthreshold.....</b>	585
A. Tajalli, Y. Leblebici	

## **SESSION- TEST METHODS AND ICS FOR HIGH-SPEED SERDES**

<b>Test Strategies for Adaptive Equalizers.....</b>	589
K. Cheng, H. Chang	
<b>Loopback Architecture for Wafer-Level At-Speed Testing of Embedded HyperTransport<sup>TM</sup> Processor Links .....</b>	596
A.L.S. Loke, B.A. Doyle, M.M. Oshima, W.L. Williams, R.G. Lewis, C.L. Wang, A. Hanpachern, K.M. Tucker, P. Gurunath, G.C. Asada, C.O. Lackey, T.T. Wee, E.S. Fang	
<b>An On-Chip All-Digital Measurement Circuit to Characterize Phase-Locked Loop Response in 45-nm SOI .....</b>	600
D. Fischette, R. DeSantis, J.H. Lee	

## **SESSION- CIRCUIT SIMULATION AND DESIGN METHODOLOGY**

<b>Leveraging Designer's Intent: A Path Toward Simpler Analog CAD Tools .....</b>	604
<i>J. Kim, M. Jeeradit, B. Lim, M.A. Horowitz</i>	
<b>System Power Distribution Network Theory and Performance with Various Noise Current Stimuli Including Impacts on Chip Level Timing .....</b>	612
<i>L. Smith, S. Sun, P. Boyle, B. Krsnik</i>	
<b>GPU-Accelerated Time-Domain Circuit Simulation .....</b>	620
<i>R.E. Poore</i>	
<b>Adjoint Sensitivity Analysis of Nonlinear Distortion in RF Circuits.....</b>	624
<i>D. Tannir, R. Khazaka</i>	
<b>Discrete-Time, Cyclostationary Phase-Locked Loop Model for Jitter Analysis.....</b>	628
<i>S.D. Vamvakas, V. Stojanovic, B. Nikolic</i>	

## **SESSION- SOC ARCHITECTURES FOR SIGNAL PROCESSING**

<b>A Heterogeneous Digital Signal Processor Implementation for Dynamically Reconfigurable Computing.....</b>	632
<i>D. Rossi, F. Campi, A. Deledda, S. Spolzino, S. Pucillo</i>	
<b>A 64-PE Folded-Torus Intra-chip Communication Fabric for Guaranteed Throughput in Network-on-Chip Based Applications.....</b>	636
<i>P. Pham, P. Mau, C. Kim</i>	
<b>A 54GOPS 51.8mW Analog-Digital Mixed Mode Neural Perception Engine for Fast Object Detection.....</b>	640
<i>M. Kim, J. Kim, S. Lee, J. Oh, H. Yoo</i>	
<b>A 1.4 MHz 0.21 mW MPEG-2/4 AAC Single Chip Decoder .....</b>	644
<i>T. Tsai, C. Liu, Hsueh-Yi Lin, Hsing-Chuang Liu, C. Wu</i>	

## **SESSION- MILLIMETER-WAVE ICS**

<b>Paths to Terahertz CMOS Integrated Circuits .....</b>	648
<i>D. Shim, C. Mao, R. Han, S. Sankaran, E. Seok, C. Cao, W. Knap, K.K. O</i>	
<b>A 60 GHz CMOS Combined mm-wave VCO/Divider with 10-GHz Tuning Range .....</b>	655
<i>B. Catli, M.M. Hella</i>	
<b>A Sliding IF Receiver for mm-wave WLANs in 65nm CMOS.....</b>	659
<i>S. Bozzola, D. Guermandi, F. Vecchi, M. Repossi, M. Pozzoni, A. Mazzanti, F. Svelto</i>	
<b>A 24-GHz CMOS Sub-harmonic Mixer based Zero-IF Receiver with an Improved Active Balun .....</b>	663
<i>R.M. Kodkani, L.E. Larson</i>	
<b>A mm-Wave Power Harvesting RFID Tag in 90nm CMOS .....</b>	667
<i>S. Pellerano, J. Alvarado Jr., Y. Palaskas</i>	

## **SESSION- ESD DESIGN CHALLENGES**

<b>ESD Design Challenges and Strategies in Deeply-scaled Integrated Circuits.....</b>	671
<i>S. Cao, T.W. Chen, S.G. Beebe, R.W. Dutton</i>	
<b>Circuit Solutions on ESD Protection Design for Mixed-Voltage I/O Buffers in Nanoscale CMOS .....</b>	679
<i>M. Ker, C. Wang</i>	
<b>ESD Protection Circuit for 8.5Gbps I/Os in 90nm CMOS Technology .....</b>	687
<i>H. Sarbishaei, M. Sachdev</i>	

## **SESSION- MEMORY TRENDS**

<b>A 40-nm Low-power SRAM with Multi-stage Replica-bitline Technique for Reducing Timing Variation.....</b>	691
<i>S. Komatsu, M. Yamaoka, M. Morimoto, N. Maeda, Y. Shimazaki, K. Osada</i>	
<b>Low-Overhead, Digital Offset Compensated, SRAM Sense Amplifiers.....</b>	695
<i>M. Bhargava, M.P. McCartney, A. Hoefer, K. Mai</i>	
<b>Asymmetric Sizing in a 45nm 5T SRAM to Improve Read Stability over 6T .....</b>	699
<i>S. Nalam, B.H. Calhoun</i>	

<b>An Ultra Low Power Non-volatile Memory in Standard CMOS Process for Passive RFID Tags.....</b>	703
<i>P. Feng, Y. Li, N. Wu</i>	
<b>Small-Area High-Accuracy ODT/OCD by Calibration of Global On-Chip for 512M GDDR5 Application.....</b>	707
<i>J. Koo, G. Kim, J. Song, K. Kim, Y. Choi, C. Kim</i>	
<b>Author Index</b>	