

2009 MIXDES- 16th International Conference Mixed Design of Integrated Circuits & Systems (MIXDES 2009)

**Lodz, Poland
25 – 27 June 2009**



**IEEE Catalog Number: CFP09MIX-PRT
ISBN: 978-1-4244-4798-5**

TABLE OF CONTENTS

GENERAL INVITED PAPERS

A 0.13 μm SiGe BiCMOS Technology for mm-Wave Mixed-signal Applications.....	1
<i>H. Rucker, B. Heinemann, A. Mai, B. Tillack</i>	
Comparison of Fault-Tolerance Techniques for Massively Defective Fine- and Coarse-Grained Nanochips	5
<i>J.H. Collet, M. Psarakis, P. Zajac, D. Gizopoulos, A. Napieralski</i>	

DEVICE LEVEL SUPPORT FOR EMERGING CMOS TECHNOLOGIES

Analysis of 3D Current Flow in Undoped FinFETs and Approaches for Compact Modeling	13
<i>A. Kloes, M. Weidemann, M. Schwarz</i>	
Compact Device Modeling for Established and Emerging Technologies with the Qucs GPL Circuit Simulator	19
<i>M.E. Brinson, S. Jahn</i>	
Continuous Compact Model for MuGFETs Simulations	25
<i>J. Alvarado, V. Kilchyska, D. Flandre, J. Conde, M. Estrada, A. Cerdeira</i>	
Design of Pixel Readout Integrated Circuits in Submicron Technology to Minimize the Mismatch Effects	31
<i>R. Szczygiel, P. Grybos, P. Maj</i>	
FinFET Compact Modeling and Parameter Extraction	35
<i>N. Chevillon, M. Tang, F. Pregaldiny, C. Lallement, M. Madec</i>	
Fluctuations of Electrical Characteristics of FinFET Devices	41
<i>D. Tomaszewski, A. Malinowski, M. Zaborowski, P. Salek, L. Lukasiak, A. Jakubowski</i>	
Global Extraction of MOSFET Parameters Using the EKV Model: Some Properties of the Underlying Optimization Task	47
<i>J. Arabas, L. Bartnik, S. Szostak, D. Tomaszewski</i>	
Risk Management of LSI Design by Spice Parameter QA Methodology	53
<i>H. Koike, S. Ito, H. Masuda, N. Wakita, R. Inagaki</i>	
The Surface-Potential-Based Compact Model HiSIM-SOI for Silicon-On-Insulator MOSFETs.....	57
<i>H.J. Mattausch, N. Sadachika, S. Kusu, K. Ishimura, T. Murakami, M. Ando, M. Miura-Mattausch</i>	

EUCARD- EUROPEAN COORDINATION FOR ACCELERATOR RESEARCH AND DEVELOPMENT

A Novel Approach for Automatic Control of Piezoelectric Elements Used for Lorentz Force Detuning Compensation	62
<i>K. Przygoda, T. Pozniak, A. Napieralski, M. Grecki</i>	
Compiler-level Implementation of Single Event Upset Errors Mitigation Algorithms.....	66
<i>A. Piotrowski, S. Tarnowski</i>	
Development and Tests of PWM Amplifier for Driving the Piezoelectric Elements.....	70
<i>J. Matiulko, T. Pozniak, K. Przygoda, M. Grecki</i>	
Diagnostic Application for Development of Custom ATCA Carrier Board for LLRF.....	74
<i>J. Wychowaniak, P. Predki, D. Makowski, A. Napieralski</i>	
Digital Vector Modulator with Diagnostic Circuit for Particle Accelerator.....	80
<i>S. Tarnowski, A. Piotrowski</i>	
Distributed Radiation Monitoring System for Linear Accelerators Based on CAN Bus.....	84
<i>T. Kozak, D. Makowski, A. Napieralski</i>	
Evaluation of an ATCA Based LLRF System at FLASH.....	88
<i>S. Simrock, L. Butkowski, M. Grecki, T. Jezynski, W. Koprek, K. Czuba, G. Jablonski</i>	
High Power Amplifiers Chain Nonlinearity Influence on the Accelerating Beam Stability in Free Electron Laser (FLASH).....	92
<i>W. Cichalewski, W. Jalmuzna</i>	

Hot-plug Based Activation and Deactivation of ATCA FRU Devices	96
<i>P. Predki, D. Makowski</i>	
Improvements of SEU Tolerance by Spatial Redundancy in Digital Circuits	100
<i>M. Grecki, G. Jablonski, D. Makowski</i>	
Klystron Lifetime Management System	106
<i>L. Butkowski, W. Koprek, K.T. Pozniak</i>	
Multipurpose RF Field Vector Controller for Linear Accelerators	111
<i>W. Jalmuzna, W. Cichalewski, J. Szewinski</i>	
PCIExpress Communication Layer for ATCA-based Linear Accelerator Control System	117
<i>T. Kucharski, A. Piotrowski, D. Makowski, G. Jablonski</i>	
Software for Data Acquisition AMC Module with PCI Express Interface	122
<i>S. Szachowalow, G. Jablonski, D. Makowski, L. Butkowski, W. Koprek, S. Simrock</i>	

THE FUTURE OF MOBILE AND EMBEDDED SYSTEMS

A Practical Approach to Performance Optimization of High-throughput Embedded Devices	126
<i>M. Borzecki, Z. Chamski, K. Pawlak</i>	
BlueMobi: Bluetooth Based Multi-domain Chat Application	130
<i>R. Szczesny, B. Swiercz, A. Napieralski</i>	
Implementation of Cost-effective VoIP Network	134
<i>M. Zasepa, P. Sekalski, B. Sakowicz, P. Mazur</i>	
Mobile Remote Control Application for Power Generators Vibration Monitoring.....	138
<i>P. Podsiadly, B. Swiercz, S. Wroblewski</i>	
The Configurable Image Signal Processing Unit with Emphasis on Real Sensors Imperfection	142
<i>P. Bicz, M. Baranowski</i>	
VNC-based Remote Control for Symbian OS Smartphones.....	146
<i>A. Skurski, B. Swiercz</i>	

SILICON CARBIDE TECHNOLOGY, DEVICES AND APPLICATIONS FOR HIGH-TEMPERATURE AND HIGH-POWER ELECTRONICS

Structural Investigation of Silicon Carbide with Micro-Raman Spectroscopy	150
<i>P. Borowicz, T. Gutt, T. Malachowski</i>	
Three-phase Grid Inverter with SiC JFETs and Schottky Diodes	154
<i>J. Rabkowski, R. Barlik</i>	

1-DESIGN OF INTEGRATED CIRCUITS AND MICROSYSTEMS

A Bulk-Controlled Ring-VCO with 1/f-Noise Reduction for Frequency $\Delta\Sigma$ Modulator	158
<i>T.V. Cao, D.T. Wisland, T.S. Lande, F. Moradi</i>	
A Comparative Study on Transformer and Inductor Based LC Tanks for VCOs	164
<i>R. Duarte, J.R. Fernandes</i>	
A Fully Differential Operational Amplifier for a Low-Pass Filter in a DVB-H Receiver.....	168
<i>H. Uhrmann, H. Zimmermann</i>	
A Low Power Current-Mode Binary-Tree WTA / LTA Circuit for Kohonen Neural Networks	172
<i>R. Dlugosz, T. Talaska</i>	
A Low-power, Robust Multi-modulus Frequency Divider for Automotive Radio Applications.....	176
<i>S. Hoppner, R. Schuffny, M. Nemes</i>	
A Novel Mixed-Structure Design for High-Efficiency Charge Pump.....	181
<i>Z.H. Hsieh, N.X. Huang, M.S. Shiau, H.C. Wu, S. Yang, D.G. Liu</i>	
Adaptive Supply Voltage Circuit Using Body Bias Technique	186
<i>F. Moradi, D.T. Wisland, H. Mahmoodi, T.V. Cao, M.Z. Dooghabadi</i>	
Adaptive Synthesis of Component Models in Electronic Circuits CAD Systems	191
<i>V.S. Rogoza</i>	
Analog Multiplier for a Low-power Integrated Image Sensor.....	197
<i>G. Blakiewicz</i>	
Analogue Multiplexer for Neural Application in 180 nm CMOS Technology.....	201
<i>M. Zoladz, P. Grybos, M. Kachel, P. Kmon, R. Szczygiel</i>	

Asynchronous 4-bit Flash Analog-to-digital CMOS Converter with Over- and Underflow Detection System.....	205
<i>M. Frankiewicz, P. Mroszczyk, A. Gola, A. Kos</i>	
Automatic Synthesizable VHDL Code Generation from Neural Networks Models Using Matlab.....	209
<i>K. Gugala, A. Rybarczyk</i>	
Design of a Low Noise, Low Power, High Dynamic Range Amplifier-Filter Circuit for Recording Neural Signals Using Multielectrode Arrays.....	213
<i>P. Rydygier, T. Fiutowski, W. Dabrowski</i>	
Design of a Low-Power, Open Loop, Multiply-by-two Amplifier with Gain-accuracy Improved by Local-Feedback.....	219
<i>R. Gama, A. Galhardo, J. Goes, N. Paulino, R. Neves, N. Horta</i>	
Design of a Novel Cascoded CMOS OpAmp with High Gain and $\pm 1.5V$ Power Supply Voltage.....	223
<i>B. Lipka, U. Kleine, J. Scheytt, K. Schmalz</i>	
Development of a General Purpose Low-power Small-area 10 bit Current Steering CMOS DAC.....	227
<i>D. Przyborowski, M. Idzik</i>	
Enhanced LEON3 Low Power IP Core for DSM Technologies.....	233
<i>K. Marcinek, A.W. Luczyk, W.A. Pleskacz</i>	
Front-end Electronics for Silicon Photomultipliers Implemented in CMOS VLSI.....	237
<i>W. Kucewicz, J. Barszcz, M. Jastrzab, J. Mlynarczyk, R. Mos, E. Raus, M. Sapor</i>	
Hardware Realization of the Modular Exponentiation Operation in Cryptographic Systems Based on Binary and Multivalued Logic.....	242
<i>O. Maslennikov, M. Rajewska, R. Berezowski, P. Pawlowski</i>	
High-Quality Factor MEMS Based Oscillator: Silicon 9 MHz Oscillator with Low Phase Noise and High Quality Factor.....	247
<i>F. Lo Conte, D. Grogg, A.M. Ionescu, M. Kayal</i>	
Influence of Information Leakage in Analog Memory on Learning Kohonen Network on Silicon.....	253
<i>R. Dlugosz, T. Talaska, R. Wojtyna</i>	
Integrated Circuit with Tunable Bandwidth for Neural Signal Recording.....	257
<i>P. Kmon, P. Grybos, R. Szczygiel, M. Kachel, M. Zoladz</i>	
LNA, Oscillator and Mixer Co-Design for Compact RF-CMOS ISM Receivers.....	262
<i>J. Ferreira, I. Bastos, L. Oliveira, J.P. Oliveira, T. Michalak, P. Pankiewicz, B. Nowacki, P. Makosa, A. Rybarczyk</i>	
Logic Synthesis Strategy for FPGAs with Embedded Memory Blocks.....	267
<i>M. Rawski, G. Borowik, T. Luba, P. Tomaszewicz, B.J. Falkowski</i>	
Low Voltage CMOS Voltage-Controlled Multivibrator and Resonant VCO Circuits.....	273
<i>J. Jasielski, W. Kolodziejwski</i>	
Low Voltage, Low Power CMOS Inverter Based Filter for NSDM Codec.....	277
<i>W. Machowski, J. Godek</i>	
Mixed-signal USB IP Core Design Using Distributed Collaborative Approach.....	281
<i>W. Sakowski, S. Grzybek, P. Penkala, A. Pawlak, P. Frasz</i>	
Regulated Capacitance Multiplier in CMOS Technology.....	287
<i>T. Kulej</i>	
Scalable FPGA Design and Performance Analysis of PHASH Hashing Function.....	291
<i>P. Zalewski, M. Lukowiak, S. Radziszowski</i>	
SXDR64 – Multichannel Low Noise ASIC for CdTe and GaAs Detectors.....	295
<i>M. Kachel, P. Grybos, P. Kmon, R. Szczygiel</i>	
Synthesis of Compositional Microprogram Control Unit with Extended Microinstruction Format.....	299
<i>A. Barkalov, L. Titarenko, J. Bieganowski</i>	
Thermal Assisted Switching Magnetic Tunnel Junctions as FPGA Memory Elements.....	303
<i>V. Silva, J.R. Fernandes, R. Ferreira, S. Freitas, L.B. Oliveira, H.C. Neto, P.P. Freitas</i>	
Towards Hardware Implementation of bzip2 Data Compression Algorithm.....	308
<i>P.M. Szczowka, T. Mandrysz</i>	
Wide Tuning Range Quadrature VCO: Using Coupled Multivibrators.....	312
<i>I.M. Filanovsky, L.B. Oliveira, J.R. Fernandes</i>	

2-THERMAL ISSUES IN MICROELECTRONICS

Digital Filter Implementation of Function Specification Inverse Algorithm.....	316
<i>M. Janicki, Z. Kulesza, M. Szermer, A. Napieralski</i>	
Influence of Ambient Temperature on the Amount of Electric Energy Produced by Solar Modules.....	320
<i>T. Kozak, W. Maranda, A. Napieralski, G. De Mey, A. De Vos</i>	

Influence of the Intracavity Heatspreader on the VECSEL Temperature	324
<i>K. Pierscinski, D. Pierscinska, M. Bugajski, C. Manz, M. Rattunde</i>	
Logi-Thermal Simulation of Digital CMOS ICs with Emphasis on Dynamic Power Dissipation.....	330
<i>S. Klab, A. Napieralski, G. De Mey</i>	
NMOS Current Mirror Thermal Analysis	335
<i>M. Michalowski, M. Jankowski, G. De Mey</i>	
Predicting and Controlling FPGA Device Heat Using System Monitor and IBERT (Internal Bit Error Ratio Tester).....	339
<i>C.S. Ibala, K.k Arshak</i>	
Pulse Thermography Measurements of Heat Dissipation from High Power LED.....	344
<i>T. Swiatczak, R. Olbrycht, J. Apolinarzak, B. Wiecek, G. De Mey</i>	
Shutterless Method for Gain Nonuniformity Correction of Microbolometer Detectors	347
<i>R. Olbrycht, B. Wiecek, T. Swiatczak</i>	
Theoretical Investigation on Electrothermal Filters	350
<i>K. Gnizinska, A. Napieralski, G. De Mey</i>	

3-ANALYSIS AND MODELLING OF ICS AND MICROSYSTEMS

2D Physics-based Compact Model for Channel Length Modulation in Lightly Doped DG FETs.....	354
<i>M. Weidemann, A. Kloes, M. Schwarz, B. Iniguez</i>	
A Behavioural Model for Sigma Delta Fractional PLL	359
<i>R. Duarte, J.R. Fernandes</i>	
AC Macromodel of High Voltage Linear Regulator with External MOSFET	363
<i>V. Barzinska, E.D. Manolov, I. Partenov</i>	
Analogy Between Hydrogen Bonding Network and Microelectronic Circuit.....	369
<i>R.P. Rusev, G.V. Angelov, T.B. Takov, M.H. Hristov</i>	
Automated Procedure for Parameter Extraction of Wide-Band On-Chip Spiral Inductor Model in MATLAB.....	373
<i>E. Gadjeva, M. Hristov, V. Durev</i>	
Chip Hardware-in-the-Loop Simulation Coupling Optimization through new Algorithm Analysis Technique	379
<i>C. Koehler, A. Mayer, A. Herkersdorf</i>	
Contact Resistance Investigation Between Stainless Steel Electroconductive Yarns	384
<i>J. Banaszczyk, G. De Mey, A. Anca, A. Schwarz, L. Van Langenhove</i>	
DC Characteristics of Junction Vertical Slit Field-Effect Transistor (JVeSFET).....	387
<i>A. Pfitzner, M. Staniewski, M. Strzyga</i>	
Duty Cycle Correction Using Negative Feedback Loop	391
<i>S. Patil, S.B. Rudraswamy</i>	
Evaluation of Interconnection Capacitances in IC's with Heterogeneous Isolating Materials	394
<i>A. Jarosz, A. Pfitzner</i>	
Finding All the DC Solutions of Circuits Containing Diodes and Bipolar Transistors.....	400
<i>M. Tadeusiewicz, S. Halgas</i>	
Influence of Harmonics on the Efficiency of a Piezoelectric Transformer	405
<i>K. Tomalczyk, K. Napierkowski</i>	
Jitter Analysis of Mixed PLL-DLL Architecture in DRAM Environment	412
<i>M. Sayfullah</i>	
Low-Power Logic Design Based on Gate Driving Way Considering Interconnections Capacitances	417
<i>I. Brzozowski, A. Kos</i>	
Methodology for the Digital Calibration of Analog Circuits and Systems Using Sub-binary Radix DACs.....	423
<i>M. Pastre, M. Kayal</i>	
Mixed-Mode Simulation of Single Event Upsets in Modern SiGe BiCMOS Mixed-Signal Circuits	429
<i>M. Turowski, A. Raman, A. Fedoseyev</i>	
Mixed-Mode Simulations of ICs with Complex Nuclear Events from MRED/Geant4 with 3D TCAD.....	435
<i>A. Fedoseyev, R. Arslanbekov, M. Turowski</i>	
On Noise Analysis of Oscillators Based on Statistical Mechanics	439
<i>W. Mathis, T. Thiessen</i>	
Potentialities of Silicon Piezoresistivity for Mechanical State Monitoring of VDMOS Transistors	445
<i>E. Marcault, M. Breil, P. Tounsi, J.M. Dorkel, A. Bourennane, J.B. Sauveplane</i>	
Sensitivity of Threshold Crossing Time to Geometrical Dimensions of VLSI Interconnects	449
<i>A. Ligocka-Wardzinska, W. Bandurski</i>	

4-MICROELECTRONICS TECHNOLOGY AND PACKAGING

Hybrid LTCC Temperature and Humidity Sensor	453
<i>M. Babiarz, D. Jurkow, M. Czok, L. Golonka</i>	
Three Element Gas Flow Sensor Integrated with Low Temperature Cofired Ceramic (LTCC) Module.....	457
<i>D. Jurkow, K. Malecha, L. Golonka</i>	

5-TESTING AND RELIABILITY

An Unsupervised Learning Method for Comparing the Quality of the Soft Computing Algorithms in Analog Systems Diagnostics.....	461
<i>P. Bilski</i>	
Analog and Mixed-Signal Testing by Wavelet Transformations of Power Supply Current Measurements	467
<i>M.G. Dimopoulos, A.D. Spyronasios, D.K. Papakostas, D.K. Konstantinou, B.D. Vassios, A.A. Hatzopoulos</i>	
Analog Circuit State Identification by Means of Differential Evolution.....	471
<i>T. Golonek, D. Grzechca, J. Rutkowski</i>	
Classification of Analog Circuit States using PSO in the Multidimensional Space of Solutions.....	475
<i>P. Kyziol, D. Grzechca, T. Golonek, J. Rutkowski</i>	
Synthesis of High-Level Decision Diagrams for Functional Test Pattern Generation	481
<i>R. Ubar, J. Raik, A. Karputkin, M. Tombak</i>	
Testing of an Optical Feedback Pixel Driver Using Supply Current	487
<i>N.P. Papadopoulos, A.A. Hatzopoulos, D.K. Papakostas</i>	
Testing of Crosstalk-type Dynamic Faults in Interconnection Networks with Use of Ring LFSRs.....	492
<i>A. Hlawiczka, K. Gucwa, T. Garbolino, M. Kopec</i>	
Thermo-Mechanical Aspects of Reliability for Vertically Integrated Heterogeneous Systems.....	498
<i>G. Janczyk, T. Bieniek, P. Grabiec, J. Szyuka</i>	
Two Phase Simulation-Based Assessment of Quantum Error Correction Codes	503
<i>O. Boncalo, M. Vladutiu, A. Amaricai</i>	

6-POWER ELECTRONICS

Analysis and Optimization of LUDMOS Transistors on a 0.18μm SOI CMOS Technology	508
<i>G. Toulon, I. Cortes, F. Moranco, B. Villard</i>	
From Constant to Temperature Dependent Parameters Based Electrothermal Models of TEG	514
<i>P. Dziurdzia, A. Mirocha</i>	
High-Speed Power System Stability Simulation Using Analog Computation.....	519
<i>I. Nagel, L. Fabre, R. Cherkaoui, M. Kayal</i>	
Influence of MOSFET Model Form on Boost Converter Characteristics at the Steady State.....	525
<i>K. Gorecki, J. Zarebski</i>	
Small-signal Model of BumbleBee Output Voltage Controller for DC/DC Converter	530
<i>J. Kaczmarek</i>	
Symbolic Analysis of DC-DC Converters Using Generalized Averaged Model of PWM Switch.....	536
<i>J. Kovar, Z. Kolka, D. Biolek</i>	

7-SIGNAL PROCESSING

A Combined Adaptive Predistortion Scheme with Input Back-Off	540
<i>J. Pochmara, R. Mierzwiak, K. Werner</i>	
A Digitally Programmable Highly Linear Active-RC Filter	545
<i>H.A. Alzahr</i>	
A Digitally Programmable Polyphase Filter for Bluetooth	549
<i>H.A. Alzahr, N.A. Tasadduq</i>	
A Pixel Column Level, Ultra Low Power, 9MSample/s Multi bit A/D Converter for Monolithic Active Pixel Sensors in High Energy Physics	554
<i>P. Nicolas, V. Isabelle, H. Yann</i>	
Application of GMM Models to Spoken Language Recognition	560
<i>A. Dustor, P. Szwarc</i>	

Automated Aperture Filter Design by Stochastic Optimization	564
<i>J. Chlapinski, Z. Ciota</i>	
Circuit Synthesis Using Admittance Network Modification in MATLAB.....	570
<i>J. Slezak, R. Sotner</i>	
Design of Elliptic Filters with Phase Correction by Using Genetic Algorithm	575
<i>P. Katarzynski, A. Handkiewicz, S. Szczesny, M. Melosik, M. Naumowicz</i>	
ECG Signal Processing for T-wave Alternans Detection.....	580
<i>M. Kaminski, J. Chlapinski, B. Sakowicz, R. Kotas</i>	
FPGA- and Java-based Rapid Prototyping of a Real-time H.264/AVC Decoder.....	586
<i>A. Petrovsky, M. Parfieniuk, A. Stankevich, A. Petrovsky</i>	
Image Retrieval System Based on Combined MPEG-7 Texture and Colour Descriptors.....	592
<i>M. Bleschke, R. Madonski, R. Rudnicki</i>	
Iris Structure Acquisition Method	597
<i>K. Grabowski, W. Sankowski, M. Zubert, M. Napieralska</i>	
Low Power Current Mode 8 1.5-bit Stages Pipelined A/D Converter	601
<i>K. Wawryn, R. Suszynski, B. Strzeszewski</i>	
Low Voltage Differential Signal Interface for Thermal Vision Camera	605
<i>G. Bieszczad, T. Sosnowski, T. Orzanowski, M. Kastek</i>	
Multifunctional Electronically Tunable Current Mode Biquad Using Commercially Available Current Conveyors	609
<i>R. Sotner, J. Slezak, T. Dostal</i>	
New Classes of Quaternary Linearly Independent Arithmetic Transforms.....	613
<i>C.C. Lozano, B.J. Falkowski, T. Luba</i>	
New Digital Architecture of CNN for Pattern Recognition.....	619
<i>E. Raschman, D. Durackova</i>	
Numerically Controlled Oscillator with Spur Reduction	624
<i>H. Pfeiderer, S. Lachowicz</i>	
Optimization of Iris Image Segmentation Algorithm for Real Time Applications.....	628
<i>W. Sankowski, K. Grabowski, J. Pietek, M. Napieralska, M. Zubert</i>	
Parallel 4x4 Transform on Bit Serial Shared Memory Architecture for H.264/AVC.....	632
<i>G. Rubin</i>	
Signal and Timing Analysis of a Phase-Domain All-Digital Phase-Locked Loop with Reference Retiming Mechanism.....	638
<i>S. Mendel, C. Vogel, N. Da Dalt</i>	
Two Novel Methods for Compression of Fluorescent Dye Cell Images.....	645
<i>B.J. Falkowski, S.K. Sahoo, T. Luba</i>	
Voice Signal Processing for Patiens with Stroke Hospitalisation.....	650
<i>D. Krzesimowski, Z. Ciota</i>	

8-EMBEDDED SYSTEMS

Design and Optimization of ColdFire CPU Arithmetic Logical Unit.....	654
<i>F. Adamec, T. Fryza</i>	
Enhancement of Piezoelectric Vibration Energy Harvester Output Power Level for Powering of Wireless Sensor Node in Large Rotary Machine Diagnostic System.....	658
<i>B. Pekoslowski, P. Pietrzak, M. Makowski, A. Napieralski</i>	
Temperature Analysis System for Photovoltaic Instalation	663
<i>M. Piotrowicz, W. Maranda</i>	
Author Index	