

**2009 Joint IEEE North-East
Workshop on Circuits and
Systems and TAISA Conference
(NEWCAS-TAISA 2009)**

**Toulouse, France
28 June – 1 July 2009**



**IEEE Catalog Number: CFP09NEW-PRT
ISBN: 978-1-4244-4573-8**

TABLE OF CONTENTS

LECTURE SESSION 1 – RF CIRCUIT DESIGN

Design of a Monolithic Width Programmable Gaussian Monocycle Pulse Generator for Ultra WideBand Radar in CMOS Technology	1
<i>Olivier Lemaire, Tian Xia</i>	
A Current-Switching Phase Shifter for Millimeter-Wave Applications	5
<i>Chien M. Ta, Efstratios Skafidas, Robin J. Evans</i>	
Active Terminated Differential Current-Mode Receiver for Chip-to-Chip Communication	9
<i>Pradip Mandal, Sailesh Pati, S. R. P. Vijaya</i>	
IIP3 Optimization Through Body Biasing in Low Noise Amplifiers	13
<i>Mabrouki Aya, Taris Thierry, Deval Yann, Jean-Baptiste Bégueret</i>	
Complete BAW Filtered CMOS 90 nm Digital RF Signal Generator	17
<i>Axel Flament, Sylvain Giraud, Stéphane Bila, Matthieu Chatras, Antoine Frappé, Bruno Stefanelli, Andreas Kaiser, Andreia Cathelin</i>	

LECTURE SESSION 2 – SYSTEM-LEVEL DESIGN FOR APPLICATIONS

Real-Time FPGA Implementation of Lorenz’s Chaotic Generator for Cipherring Telecommunications	21
<i>M. S. Azzazi, C. Tanougast, S. Sadoudi, A. Dandache</i>	
A Neuromimetic Ultra Low-Power ADC for Bio-Sensing Applications	25
<i>My El Mustapha Ait Yakoub, Mohamad Sawan, Claude Thibeault</i>	
Limitations of Fractional Synthesizers for 60 GHz WPANs: A Survey	29
<i>Nicolas Regimbal, Yann Deval, Franck Badets, Jean-Baptiste Bégueret</i>	
A Low Complexity VLSI Architecture for MIMO Sphere Decoding Algorithm	33
<i>Ramin Shariat-Yazdi, Tad Kwasniewski</i>	
Low-Power CMOS-based Epileptic Seizure Onset Detector	37
<i>Muhammad Tariqus Salam, Mohamad Sawan, Anas Hamoui, Dang Khoa Nguyen</i>	

LECTURE SESSION 3 - PLL

An All-Digital PLL for Satellite based Navigation in 90 nm CMOS	41
<i>Andreas Neyer, Ralf Wunderlich, Stefan Heinen</i>	
A Wide Spreading Range Programmable Spread Spectrum Clock Generator Using a $\Sigma\Delta$ Fractional-N PLL	45
<i>Ahmed El Kholy, Ahmed Mokhtar, Fadi El Ghitany, Ahmed Badawy, Ahmed Essawy, Ahmed Naguib, Ahmed Ismail, Ayman Ahmed</i>	
Direct Digital Synthesis-based All-Digital Phase-Locked Loop	49
<i>Benoit Vezant, Cédric Mansuy, Hung Tien Bui, François-Raymond Boyer</i>	
Phase Noise Reduction in Quadrature LC Oscillators Using Inverter-based Tail Noise Shaping	53
<i>Jayanta Mukherjee, Maryam Shojaei-Baghini, Manoj Johnson</i>	
A Low Power, Low Phase Noise, Square Wave LC Quadrature VCO for ISM Band	57
<i>Pooya Torkzadeh, Mojtaba Atarodi, Javad Javidan</i>	

LECTURE SESSION 4 – ANALOG & DIGITAL CIRCUITS FOR SIGNAL PROCESSING

Design of a Low Power 10-bit Cyclic D/A Converter with a Johnson Counter and a Capacitor Swapping Technique	61
<i>Hyosang Kim, Seunghoon Kim, Hyukbin Kwon, Junho Moon, Minkyu Song</i>	
A Comparative Study of On Chip Decorrelation Schemes for Low Power, High Resolution Infrared Sensors	65
<i>Tristan Thabuis, Patrick Villard, Marc Belleville, Gilles Sicard, Frederic Pistone, Patrick Maillart, Gilbert Decaens</i>	

An 8-bit 1GSPS Folding-Interpolation CMOS A/D Converter with an Auto Switching Encoder	69
<i>Sunghyun Park, Jooho Hwang, Dongheon Lee, Junho Moon, Minkyu Song</i>	
Hardware Implementation of Free Division Block-based BSS Algorithm	73
<i>Abdelmalek Fermas, Adel Belouchrani, Otmane Aitmohamed</i>	
Linearly Weighted Classifier Circuit	77
<i>Merih Yildiz, Shahram Minaei, Serdar Özoguz</i>	

POSTER SESSION 1 – RF, DIGITAL, ANALOG AND MIXED-SIGNAL CIRCUIT DESIGN

A Negative Resistance Compensated Switching Current Sampled-and-Hold Circuit	81
<i>Ding-Lan Shen, Wei-Tseh Lee</i>	
Decimation Filter Design for RSFQ $\Sigma\Delta$ Converter	85
<i>M. Slimani, R. Guelaz, P. Desgreys, P. Loumeau</i>	
Novel Circuit Technique for High-Speed ECL Gates	89
<i>Kiyoshi Ishii, Katsuya Suzuki, Yoshihiro Sugimoto</i>	
Transistor Sizing and VDD Scaling for Low Power CMOS Circuits	93
<i>Adnan Kabbani</i>	
A Wideband 0.18μm CMOS LNA with RC-Feedback Topology for UWB Applications	97
<i>C. H. Wu, H. L. Kao, Y. C. Chang, C. H. Kao, M. H. Chen, C. H. Yang, B. S. Lin</i>	
Area Minimization for Library-Free Synthesis	101
<i>Matthew Pullerits, Adnan Kabbani</i>	
An Review of Fully Digital Audio Class D Amplifiers Topologies	105
<i>Rémy Cellier, Gaël Pillonnet, Angelo Nagari, Nacer Abouchi</i>	
Oscillation Period and Power Consumption in Configurable Self-Timed Ring Oscillators	109
<i>Oussama Elissati, Eslam Yahya, Laurent Fesquet, Sébastien Rieubon</i>	
A Different Size Transformers and its Analysis for Power Combiner Blocks in CMOS Technology	113
<i>Javad Javidan, Mojtaba Atarodi, Pooya Torkzadeh</i>	
A 1-ppm/ C Voltage Reference in the Range of 0.73V-1.4V	117
<i>Anshul Agarwal, Madhava Kumar, Satyam Mandavilli</i>	
CMOS 65 nm Wideband LNA Reliability Estimation	121
<i>Pietro Maris Ferreira, Herve Petit, Jean-François Naviner</i>	
Linearization of a 65 nm CMOS Power Amplifier with a Cartesian Feedback for W-CDMA Standard	125
<i>Nicolas Delaunay, Nathalie Deltimple, Didier Belot, Eric Kerhervé</i>	
Optimizing Speed and Consumption of QDI Controllers using Direct Mapping Synthesis	129
<i>K. Alsayeg, L. Fesquet, G. Sicard, D. Rios, M. Renaudin</i>	
A New High-resolution Time-to-Digital Converter Concept Based on a 128 Stage 0.35 μm CMOS Delay Generator	133
<i>Martin Zlatanski, Wilfried Uhring, Jean-Pierre Le Normand, Virginie Zint</i>	

SPECIAL SESSION 1 – BIOMEDICAL CIRCUITS AND SYSTEMS

A Real-Time System for Multisite Stimulation on Living Neural Networks	137
<i>G. Bontorin, A. Garenne, J. Tomas, C. Lopez, F. O. Morin, S. Renaud</i>	
Design of Nerve Signal Biosensor	141
<i>Fabien Soulier, Olivier Rossel, Serge Bernard, Guy Cathébras, David Guiraud</i>	
Event-Driven Data and Power Management in High-Density Neural Recording Microsystems	145
<i>Benoit Gosselin, Mohamad Sawan</i>	
Embedding a Wireless Transmitter within the Space and Power Constraints of an Electronic Untethered Microrobot	149
<i>Sylvain Martel, Walder André</i>	

LECTURE SESSION 5 – ANALOG CIRCUIT DESIGN

Embedded Capacitor-Multiplier Compensation for Area-Efficient Low-Power Multistage Amplifiers	153
<i>Zushu Yan</i>	
Physical Realizable Circuit Structure for Adaptive Frequency Hopf Oscillator	157
<i>Arash Ahmadi, Eduardo Mangieri, Koushik Maharatna, Mark Zwolinski</i>	

Low-Voltage Low-Power and High-Swing Current Differencing Buffered Amplifier	161
<i>Cem Cakir, Shahram Minaei, Oguzhan Cicekoglu</i>	
A Low Power Class D Audio Amplifier with Discrete Time Loop Filter Compensation	165
<i>Tony Forzley, Ralph Mason</i>	
Fully-Integrated Low-Voltage High-Efficiency CMOS Rectifier for Wirelessly Powered Devices	169
<i>Saeid Hashemi, Mohamad Sawan, Yvon Savaria</i>	

LECTURE SESSION 6 – MICROSYSTEMS AND ASSOCIATED ANALOG PROCESSING

A Fully Integrated Solar Battery Charger	173
<i>Marc Pastre, François Krummenache, Roberto Robortella, Raphaël Simon-Vermot, Maher Kayal</i>	
An Innovative, Offset Immune, Conditioning and Read-Out Circuitry for Resistive MEMS Sensors	177
<i>El Mehdi Boujamaa, Norbert Dumas, Laurent Latorre, Frederick Mailly, Pascal Nouet</i>	
Dark Current Compensation in CMOS Image Sensors using a Differential Pixel Architecture	181
<i>Philippe M. Beaudoin, Yves Audet, Victor Hugo Ponce-Ponce</i>	
Linearity Optimization using Dithering in a 1st Order Thermal $\Sigma\Delta$ Modulator	185
<i>O. Leman, F. Mailly, L. Latorre, P. Nouet</i>	
Power Path Optimization for Autonomous Microsystems	189
<i>Guy Waltisperger, Cyril Condemine, Skandar Basrour</i>	

LECTURE SESSION 7 – ANALOG AND MIXED-SIGNAL CIRCUIT DESIGN

Trade-off between Surface, Biasing Current and Performance of an Analog Turbo Decoder	193
<i>Nicolas Duchaux, Cyril Lahuec, Fabrice Seguin, Matthieu Arzel, Michel Jézéquel</i>	
Design, Simulation and Hardware Validation of a Low-Cost CLMS Echo Canceling System	197
<i>Pablo Prieto, Mikel Sanchez, Javier Del Ser, Mikel Mendicute</i>	
On-Chip DC-DC Converter for IP-Level Dynamic Voltage Scaling	201
<i>Motoi Ichihashi, Hélène Lhermet, Edith Beigné, Frédéric Rothan, Marc Belleville, Amara Amara</i>	
Ageing Sensor for Analog Application	205
<i>Benoît Dubois, Jean-Baptiste Kammerer, Luc Hébrard, Francis Braun</i>	
Design and Optimization of a Low Complexity All-Digital Digital-to-Analog Converter	209
<i>Marcel Siadjine Njinowa, Hung Tien Bui, François-Raymond Boyer</i>	

LECTURE SESSION 8 – MATHEMATICAL METHODS AND DESIGN TOOLS

Design of Nearly Linear-Phase Recursive Digital Filters by Constrained Optimization	213
<i>David Guindon, Dale Shpak, Andreas Antoniou</i>	
Why Should We Care About Input Vectors?	217
<i>Walid Ibrahim, Valeriu Beiu, Hoda Amer</i>	
Compact Modeling of both n- and p-type Ultrashort FinFETs	221
<i>Mingchun Tang, Fabien Prégaldiny, Christophe Lallement</i>	
A New Approach for Variability Analysis of Analog ICs	225
<i>Hubert Filitol, Ian O'Connor, Dominique Morche</i>	
Analytical Computation of Packet Latency in a 2D-Mesh NoC	229
<i>Sahar Foroutan, Yvain Thonnart, Richard Hersemeule, Ahmed Jerraya</i>	

POSTER SESSION 2 – DESIGN METHODS, DATA PROCESSING, INTEGRATION AND TEST

Divide-and-Conquer Piecewise Linear Fitting of Gain for Phase Approximation	233
<i>L. Crimioara Grama, Corneliu Rusu</i>	
Performance Enhancement of a Closed-Loop Accelerometer Tuned Close to its Instability Regime	237
<i>A. Kornitienko, E. Colinet, C. Condemine</i>	
Compiler-based Optimizations Impact on Embedded Software Power Consumption	241
<i>Mostafa E. A. Ibrahim, Markus Rupp, S. E.-D. Habib</i>	
A Secure Scheme for Medical Image Transmission	245
<i>Hema Kumari Achanta, Deergha Rao Korrai</i>	

High Performance 77 GHz Single Pole Triple Throw (SP3T) MEMS Switch	249
<i>Ahmad Sinjari, Sazzadur Chowdhury</i>	
CMOS Reconfigurable Readout Circuit for a Multifunction Sensor	253
<i>Ming Zhang, Wenbin Yang, Nicolas Llaser, Hervé Mathias</i>	
A 2.5V 0.13 μm CMOS Amplifier for a High-Temperature Sensor System	257
<i>Nima Sadeghi, Shahriar Mirabbasi, Chad P. J. Bennington</i>	
Wave Concept Iterative Procedure for Inhomogeneous Multi-Layered Circuits	261
<i>M. Titaouine, N. Raveu, H. Baudrand</i>	
A Simple Capacitance Calculation Formula for MEMS Capacitive Type Sensors with Square Membranes	264
<i>Mosaddequr Rahman, Syed Abbas, Sazzadur Chowdhury</i>	
FPGA Implementation of an LMS-based Real-Time Adaptive Predistorter for Power Amplifiers	268
<i>Pere L. Gilbert, Eduard Bertran, Gabriel Montoro, Jordi Berenguer</i>	
A Fast Derivative-Less Optimization of the Feedback Coupling Coefficient for a Self-Mixing Laser Displacement Sensor	272
<i>U. Zabit, T. Bosch, F. Bony</i>	
A Real-Time System for Multisite Stimulation on Living Neural Networks	276
<i>G. Bontorin, A. Garenne, J. Tomas, C. Lopez, F. O. Morin, S. Renaud</i>	
On Captureless Delay Test Points	280
<i>C. Thibeault, Y. Hariri, C. Hobeika</i>	
Synthetic Biology and Microelectronics: A Similar Design Flow	284
<i>Morgan Madec, Christophe Lallement, Katja Karstens, Sandra Dittman, Manuel Gersbacher, Robin Sorg, Michael Wild, Marius Müller, Paul Bourguine, Mariel Donzeau, Jacques Haiech</i>	
Delta RCS of UHF RFID taking into Account the Shunt Resistance in the Tag Model	288
<i>E. Colin, A. Moretto C. Ripoll, S. Abou Chakra</i>	
Automatic Verification Methodology based on Structural Test Patterns	292
<i>Christelle Hobeika, Claude Thibeault, Jean François Boland</i>	
Relating Reliability to Circuit Topology	296
<i>Azam Beg, Walid Ibrahim</i>	
New Fully Differential Instrumental Chain for Hall Sensor Signal Conditioning Integrated in Standard 0.35 μm CMOS Process	300
<i>Cyrius Ouffoue, Vincent Frick, Christian Kern, Luc Hébrard</i>	
A 2.4GHz CMOS Automatic Matching Network Design for Pacemaker Applications	304
<i>F. Chan Wai Po, E. De Foucauld, P. Vincent, F. Hameau, E. Kerhervé, R. Dal Molin, P. Pons, R. Pierquin</i>	

SPECIAL SESSION 2 – VERSANUM: VERSATILE DIGITIZATION

A 65 nm CMOS EDGE/UMTS/WLAN Tri-Mode Four-Channel Time-Interleaved $\Sigma\Delta$ ADC	308
<i>Hussein Fakhoury, Chadi Jabbour, Hasham Khushk, Van-Tam Nguyen, Patrick Loumeau</i>	
Frequency-Band-Decomposition Converters using Continuous-Time Sigma-Delta A/D Modulators	312
<i>Philippe Benabes, Ali Beydoun, Mohamad Javidan</i>	
Hybrid Filter Bank A/D Conversion Systems Applied to Future Telecommunication Scenarios	316
<i>Caroline Lelandais-Perrault, Zhiguo Song, Daniel Poulton</i>	
A 65 nm CMOS Versatile ADC using Time Interleaving and $\Sigma\Delta$ Modulation for Multi-mode Receiver	320
<i>Ali Beydoun, Chadi Jabbour, Hussein Fakhoury, Van-Tam Nguyen, Lirida Naviner, Patrick Loumeau</i>	

LECTURE SESSION 9 – DIGITAL DESIGN

Asynchronous Component Implementation Methodology for GALS Design in FPGAs	324
<i>René Gagné, Jean Belzile, Claude Thibeault</i>	
A Digitally Tuned Voltage Controlled Delay Element for 1-10GHz DLL-based Frequency Synthesis	328
<i>P.O. Lucas de Peslouan, C. Majek, T. Taxis, Y. Deval, D. Belot, J. B. Begueret</i>	
A Programmable Dynamic Optically Reconfigurable Gate Array	332
<i>Shinya Kubota, Minoru Watanabe</i>	
FPGA Implementation of BP-DF-MPIC Detectors for DS-CDMA Systems in Frequency Selective Channels	336
<i>Adel Omar Dahmane, Lotfi Mejri, Rachid Beguenane</i>	

LECTURE SESSION 10 – ANALOG, DIGITAL, RF AND mmW CIRCUITS FOR TELECOMMUNICATIONS SYSTEMS

A New Control Scheme based on DSP for Automatic PMD Compensation in Optical Fiber Communication Systems	340
<i>Jinnan Zhang, Xueguang Yuan, Guangqing Fang, Yang An Zhang, Minglun Zhang, Yongqing Huang, Xiaoguang Zhang</i>	
Independent Component Analysis in IDMA Systems	344
<i>Hamza Abdelkrim, Kazem Ali, Chitroub Salim, Salut Gerard</i>	
MEMs Based Reconfigurable Dual Behavior Resonator using BCB Technology in W-frequency Range	348
<i>Thanh Mai Vu, Gaetan Prigent, Robert Plana</i>	
Flexible Baseband Analog Front-End for NUS based Multistandard Receiver	352
<i>Manel Ben-Romdhane, Chiheb Rebai, Patricia Desgreys, Adel Ghazel, Patrick Loumeau</i>	
A Double Balanced Resistive Down-Conversion Mixer Integrated in BiCMOS SiGe Technology for 79 GHz Automotive Radar	356
<i>Grégory Ménéghin, Christophe Viallon, Thierry Parra</i>	

LECTURE SESSION 11 – TEST AND VERIFICATION

Specification and Automated Simulation-based Verification of Power Requirements for System-on-Chips	360
<i>Christoph Trummer, Christoph M. Kirchsteiger, Christian Steger, Reinhold Weiß, Markus Pistauer, Damian Dalton</i>	
On Wires Driven by a Few Electrons	364
<i>Valeriu Beiu, Walid Ibrahim, Rafic Z. Makki</i>	
A Re-Usable Verification Framework of Open Core Protocol (OCP)	368
<i>Shihua Zhang, Asif Iqbal Ahmed, Otmane Ait Mohamed</i>	
Faults Diagnosis Methodology for the WaferNet Interconnection Network	372
<i>Yan Basile-Bellavance, Yves Blaquière, Yvon Savaria</i>	

LECTURE SESSION 12 – COMPUTER AND SYSTEM ARCHITECTURES

A Small-Area Parallel-Pipeline Architecture for MTO-Convolutional Encoders	376
<i>Houssein Jaber, Fabrice Monteiro, Abbas Dandache</i>	
High Performance ASIP Implementation of PBDI – a New Intra-Field Deinterlacing Method	380
<i>Philippe Aubertin, Hossein Mahvash Mohammadi, Yvon Savaria, J. M. Pierre Langlois</i>	
Design and Implementation of a Multiplierless Reconfigurable DFT/DCT Processor	384
<i>H. Ho, V. Szwarc, T. Kwasniewski</i>	
A Configurable Platform for MPSoCs based on Application Specific Instruction Set Processors	388
<i>D. Ayachi, Y. Savaria, C. Thibeault</i>	

SPECIAL SESSION 3 – SYSTEM LEVEL DESIGN FOR EMBEDDED SYSTEMS

Formal Model and Code Verification in Model-based Design	392
<i>Katalin Popovici, Marc Lalo</i>	
Lightweight Transactional Memory Systems for Large Scale Shared Memory MPSoCs	396
<i>Quentin Meunier, Frédéric Pétrot</i>	
Shared Resources High-Level Modeling in Embedded Systems Using Virtual Nodes	400
<i>Chafic Jaber, Andreas Kanstein, Ludovic Aprville, Amer Baghdadi, Renaud Pacalet</i>	

Author Index