

2009 9th International Conference on Application of Concurrency to System Design

(ACSD 2009)

**Augsburg, Germany
1-3 July 2009**



IEEE Catalog Number: CFP09148-PRT
ISBN: 978-1-4244-4438-0

2009 Ninth International Conference on Application of Concurrency to System Design

ACSD 2009

Table of Contents

Conference Information

Invited Papers

Biologically-Inspired Massively-Parallel Architectures - Computing Beyond a Million Processors	3
<i>Stephen Furber and Andrew Brown</i>	
Formal Verification of Lock-Free Algorithms	13
<i>Gerhard Schellhorn and Simon Bäumler</i>	
Examining Important Corner Cases: Verification of Interacting Architectural Components in System Designs	19
<i>Yosinori Watanabe</i>	

Regular Papers

Teak: A Token-Flow Implementation for the Balsa Language	23
<i>Andrew Bardsley, Luis Tarazona, and Doug Edwards</i>	
Desynchronizing Synchronous Programs by Modes	32
<i>Jens Brandt, Mike Gemündé, and Klaus Schneider</i>	
From Concurrent Multi-clock Programs to Deterministic Asynchronous Implementations	42
<i>Dumitru Potop-Butucaru, Robert de Simone, Yves Sorel, and Jean-Pierre Talpin</i>	
Scheduling Synchronous Elastic Designs	52
<i>Josep Carmona, Jorge Júlvez, Jordi Cortadella, and Michael Kishinevsky</i>	
Saving Space in a Time Efficient Simulation Algorithm	60
<i>Silvia Crafa, Francesco Ranzato, and Francesco Tapparo</i>	
Checking pi-Calculus Structural Congruence is Graph Isomorphism Complete	70
<i>Victor Khomenko and Roland Meyer</i>	

Petrifying Operating Guidelines for Services	80
<i>Niels Lohmann and Karsten Wolf</i>	
Variants of the Language Based Synthesis Problem for Petri Nets	89
<i>Sebastian Mauser and Robert Lorenz</i>	
Flat Arbiters	99
<i>Andrey Mokhov, Victor Khomenko, and Alex Yakovlev</i>	
Trading Off Concurrency to Generate Behavioral Adapters	109
<i>Arjan J. Mooij and Marc Voorhoeve</i>	
Why Are Modalities Good for Interface Theories?	119
<i>Jean-Baptiste Raclet, Eric Badouel, Albert Benveniste, Benoît Caillaud, and Roberto Passerone</i>	
Model Checking Verilog Descriptions of Cell Libraries	128
<i>Matthias Raffelsieper, Jan-Willem Roorda, and MohammadReza Mousavi</i>	
Time Arc Petri Nets and Their Analysis	138
<i>Hind Rakay, Hanifa Boucheneb, and Olivier H. Roux</i>	
Specification Enforcing Refinement for Convertibility Verification	148
<i>Partha Roop, Alain Girault, Roopak Sinha, and Gregor Goessler</i>	
Parameterised Process Algebraic Verification by Precongruence Reduction	158
<i>Antti Siirtola and Juha Kortelainen</i>	
Verifying Deadlock- and Livelock Freedom in an SOA Scenario	168
<i>Karsten Wolf, Christian Stahl, Janine Ott, and Robert Danitz</i>	

Tool Papers

Genet: A Tool for the Synthesis and Mining of Petri Nets	181
<i>Josep Carmona, Jordi Cortadella, and Michael Kishinevsky</i>	
DESIJ – Enabling Decomposition-Based Synthesis of Complex Asynchronous Controllers	186
<i>Mark Schaefer, Dominic Wist, and Ralf Wollowski</i>	

Author Index