

**2009 IEEE 18th Conference on
Electrical Performance of
Electronic Packaging and Systems
(EPEPS 2009)**

**Portland, Oregon, USA
19 – 21 October 2009**



**IEEE Catalog Number: CFP09EPP-PRT
ISBN: 978-1-4244-4447-2**

TABLE OF CONTENTS

SIGNAL INTEGRITY I

Improving Single-Ended Channel Performance with a Dynamic Reference Voltage Scheme	1
<i>Tingdong Zhou, Daniel M. Dreps, Wiren D. Becker</i>	
Designing a ZXnoise Pseudo-Differential Link	5
<i>Frédéric Broydé, Bernard Démoulin</i>	
Extraction of Via and Trace Model from PCB Channel S-Parameter Data by Stochastic Optimization	9
<i>Juyoung Lee, Drew Doblár</i>	
Through Silicon Via (TSV) Equalizer	13
<i>Joohee Kim, Eakhwan Song, Jeonghyeon Cho, Jun So Pak, Junho Lee, Hyungdong Lee, Kunwoo Park, Joungho Kim</i>	

POWER INTEGRITY I

Achieving Near Zero SSN Power Delivery Networks by Eliminating Power Planes and Using Constant Current Power Transmission Lines	17
<i>Suzanne Huh, Daehyun Chung, Madhavan Swaminathan</i>	
Statistical Simulation of SSO Noise in Multi-Gigabit Systems	21
<i>Wendemagegnehu T. Beyene, Amir Amirkhany, Ali Abbasfar</i>	
Low-Impedance Power Distribution Network of Decoupling Capacitor Embedded Interposers for 3-D Integrated LSI System	25
<i>Katsuya Kikuchi, Koichi Takemura, Chihiro Ueda, Osamu Shimada, Toshio Gomyo, Yukiharu Takeuchi, Toshikazu Okubo, Kazuhiro Baba, Masahiro Aoyagi, Toshio Sudo, Kanji Otsuka</i>	
Resonance-aware Methodology for System Level Power Distribution Network Co-design	29
<i>Amirali Shayan, Kevin Bowles, Sorin Dobre, Mikhail Popovich, Xiaoming Chen, Christopher Pan</i>	

HIGH SPEED LINKS

Design and Characterization of a 12.8GB/s Low Power Differential Memory System for Mobile Applications	33
<i>Dan Oh, Sam Chang, Chris Madden, Joong-Ho Kim, Ralf Schmitt, Ming Li, Chuck Yuan, Fred Ware, Brian Leibowitz, Yohan Frans, Nhat Nguyen</i>	
Low-power Self-equalizing Driver for Silicon Carrier Interconnects with Low Bit Error Rate	37
<i>Peter Gadfort, Paul D. Franzon</i>	
Energy-Efficient Performance Budgeting in FEC-Based High-Speed I/O Links	41
<i>Rajan Lakshmi Narasimha, Naresh Shanbhag</i>	
DSP-based Multimode Signaling for FEXT Reduction in Multi-Gbps Links	45
<i>Pavle Milosevic, José E. Schutt-Ainé, Naresh R. Shanbhag</i>	

SIGNAL INTEGRITY II

Clock Jitter Modeling in Statistical Link Simulation	49
<i>Dan Oh, Sam Chang</i>	
Hybrid Equalizer Design for 12.5 Gbps Serial Data Transmission	53
<i>Eakhwan Song, Jeonghyeon Cho, Joungho Kim</i>	
The Effects of Time Windowing on the Accuracy of the Short-Pulse Propagation Technique	57
<i>Lionelle F. Wells, Alina Deutsch, Zhen Zhou, Kathleen L. Melde</i>	

MACROMODELING

On the Performance of Weighting Schemes for Passivity Enforcement of Delayed Rational Macromodels of Long Interconnects	61
<i>A. Chinea, S. Grivet-Talocia, P. Triverio</i>	

Passivity Verification and Enforcement of Delayed Rational Approximations from Scattering Parameter Based Tabulated Data	65
<i>Andrew Charest, Michel Nakhla, Ram Achar</i>	
Order Estimation for Time-Domain Vector Fitting.....	69
<i>Se-Jung Moon, A. C. Cangellaris</i>	
Least Squares Convolution: A Method to Improve the Fidelity of Convolution in Transient Circuit Simulation	73
<i>Michael Tsuk, Subramanian Lalgudi</i>	
Application of Surrogate Modeling to Generate Compact and PVT-sensitive IBIS Models.....	77
<i>Ting Zhu, Paul D Franzon</i>	

SIGNAL INTEGRITY III

Generalized Leapfrog Scheme for Large-Scale Circuit Simulation	81
<i>Tadatoshi Sekine, Hideki Asai</i>	
Modeling of IC Power Supply and I/O Ports from Measurements.....	85
<i>I. S. Stievano, L. Rigazio, I. A. Maio, A. Girardi, R. Izzi, F. Vitale, T. Lessio</i>	
Solver for Current Source Type Driver(s) and Interconnect with Linear or Nonlinear Loads	89
<i>Albert E. Ruehli, Jerry Hayes</i>	

SYSTEM AND ON-CHIP ISSUES

Challenges and Solutions for Next Generation Main Memory Systems.....	93
<i>Joong-Ho Kim, Dan Oh, Ravi Kollipara, John Wilson, Scott Best, Thomas Giovannini, Ian Shaeffer, Michael Ching, Chuck Yuan</i>	
Active Circuit to Through Silicon Via (TSV) Noise Coupling.....	97
<i>Jonghyun Cho, Jongjoo Shim, Eakhwan Song, Jun So Pak, Junho Lee, Hyungdong Lee, Kunwoo Park, Joungho Kim</i>	
Experimental Characterization of Metal Fill Placement and Size Impact on Spiral Inductors.....	101
<i>Vikas S. Shilimkar, Steven G. Gaskill, Andreas Weisshaar</i>	

POWER INTEGRITY II

Power Integrity Optimization of 3D Chips Stacked Through TSVs	105
<i>Waqar Ahmad, Li-Rong Zheng, Roshan Weerasekera, Qiang Chen, Awet Yemane Weldezion, Hannu Tenhunen</i>	
Extraction of Equivalent Inductance in Package-PCB Hierarchical Power Distribution Network.....	109
<i>Jingook Kim, Jaemin Kim, Liehui Ren, Jun Fan, Joungho Kim, James L. Drewniak</i>	
Effect of System Components on Electrical and Thermal Characteristics for Power Delivery Networks in 3D System Integration	113
<i>Jianyong Xie, Daehyun Chung, Madhavan Swaminathan, Michael McAllister, Alina Deutsch, Lijun Jiang, Barry J Rubin</i>	

INNOVATIVE PACKAGING SOLUTIONS

Electrical Modeling of Annular and Co-axial TSVs Considering MOS Capacitance Effects	117
<i>Tapobrata Bandyopadhyay, Ritwik Chatterjee, Daehyun Chung, Madhavan Swaminathan, Rao Tummala</i>	
Multi-Bit Fractional Equalization for Multi-Gb/s Inductively Coupled Connectors.....	121
<i>Evan Erickson, John Wilson, Karthik Chandrasekar, Paul D. Franzon</i>	
Hybrid Substrate Integrated Waveguides Developed Using Flexible Substrates.....	125
<i>Mohammad S. Mahani, Asanee Suntives, Ramesh Abhari</i>	
Frequency-Dependent Circuit Models of Carbon Nanotube Networks	129
<i>Mahmoud A. El Sabbagh, Samir M. El-Ghazaly</i>	

EM MODELING AND SIMULATION

A Two-Level Optimization Scheme for Bandwidth Optimization of a Microprocessor Vertical Interconnect	133
<i>Arun V. Sathanur, Vikram Jandhyala, Henning Braunisch</i>	

Defining a MultiChannel Infrastructure to Enable MNA Formulation of Opto-Electronic Circuits	137
<i>P. Gunupudi, T. Smy, J. Klein, J. Jakubczyk</i>	
Accelerated Frequency Domain Analysis by Susceptance-Element Based Model Order Reduction of 3D Full-wave Equations	141
<i>Narayanan T. V., Sung-Hwan Min, Madhavan Swaminathan</i>	
An Unconditionally Stable Time-Domain Finite Element Method of Significantly Reduced Computational Complexity for Large-Scale Simulation of IC and Package Problems	145
<i>Houle Gan, Dan Jiao</i>	

POSTERS

Design of a SIW-Based Data Communication System Using a SIW Six-Port Receiver	149
<i>Abdulhadi E. Abdulhadi, Asanee Suntives, Ramesh Abhari</i>	
Model-to-Hardware Correlation of Disk Resonators for Via-Array Modeling in High-Speed PCBs	153
<i>Arun Reddy Chada, Young H. Kwark, Xiaoxiong Gu, Jun Fan</i>	
A Precise Analytical Eye-diagram Estimation Method for Non-ideal High-Speed Channels	157
<i>Jeonghyeon Cho, Eakhwan Song, Jongjoo Shim, Jiseong Kim, Jounggho Kim</i>	
A Fast Methodology for the Synthesis of Dispersive Multi-Port Equivalent Circuit Model of Multiple Coupled Bond Wires	161
<i>J. H. Chung, V. Okhmatovski, A. C. Cangellaris</i>	
A New EBG Structure for Low Frequency Power Plane Noise Mitigation	165
<i>A. Ciccomancini Scogna, G. Romo</i>	
Sensitivity Analysis of Lossy Transmission Lines based on the Passive Method of Characteristics	169
<i>Amir Beygi, Anestis Dounavis</i>	
Fast Full Wave Analysis of PCB Via Arrays with Model-to-Hardware Correlation	173
<i>Xiaoxiong Gu, Boping Wu, Christian Baks, Leung Tsang</i>	
Efficient Capacitance Solver for 3D Interconnect Based on Template-Instantiated Basis Functions	177
<i>Yu-Chung Hsiao, Tarek El-Moselhy, Luca Daniel</i>	
An Ultra Compact Electromagnetic Band Gap Filter for GHz Power Noise Suppression Using LTCC Technology	181
<i>Yu-Wen Huang, Ting-Kuang Wang, Tzong-Lin Wu</i>	
A New Extraction Method of Characteristic Parameters of a Coupled Transmission Line	185
<i>Minwoo Kang, Daehoon Jang, Kwangsik Park, Chilhyeun Gwon, Kwisoo Kim, Jongsik Lim, Kwansun Choi, Dal Ahn</i>	
Design and Testing of a High Speed Module Based Memory System	189
<i>Ravi Kollipara, Ming Li, Don Mullen, Wendemagegnehu Beyene, Chris Madden, Chuck Yuan, Hideki Kusamitsu, Toshiyasu Ito</i>	
The Extraction and Measurement of On-Die Impedance for Power Delivery Analysis	193
<i>Xiaoping Liu, Yi-Feng Liu</i>	
Bit-Pattern Sensitivity Analysis and Optimal On-Die-Termination for High-Speed Memory Bus Design	197
<i>Evelyn Mintarno, Steven Yun Ji</i>	
An LCP Package Model for Use in Chip/Package Co-Design of an X-band SiGe Low Noise Amplifier	201
<i>Chung Hang John Poh, Tushar K. Thrivikraman, Swapan K. Bhattacharya, Chad E. Patterson, John D. Cressler, John Papapolymerou</i>	
On Adding Metalization to Improve Via Performance on PCBs	205
<i>Albert E. Ruehli, Xiaoxiong Gu, Mark B. Ritter</i>	
Next Generation I/O Power Delivery Design through SIPD Co-Analysis and Comprehensive Platform Validation	209
<i>Yee Hung See Tau, Marcus Chan</i>	
Perturbation Based Modeling Strategy for Weakly Coupled Interconnects	213
<i>Hao Shi</i>	
The Impact of Guard Trace with Open Stub on Time-Domain Waveform in High-Speed Digital Circuits	217
<i>Po-Wei Chiu, Guang-Hwa Shiue</i>	
Numerical Acceleration of Spectral Domain Approach for Shielded Microstrip Lines by Approximating Summation with Corrected Integral	221
<i>Sidharath Jain, Jiming Song</i>	
A New Isolation Structure for Crosstalk Reduction for Pogo Pins in a Test Socket	225
<i>Ruey-Bo Sun, Chang-Yi Wen, Yen-Chih Chang, Ruey-Beei Wu</i>	
Chip-Package Codesign with Redistribution Layer	229
<i>Mahadevan Suryakumar, Yidnek Mekonnen, Ananda Sarangi</i>	

An Approach for Quantifying the Conductor and Dielectric Losses in PCB Transmission Lines	233
<i>Reydezel Torres-Torres, Víctor H. Vega-González</i>	
GPGPU-FDTD Method for 2-Dimensional Electromagnetic Field Simulation and Its Estimation	237
<i>Masaki Unno Yuta Inoue, Hideki Asai</i>	
Distributed Via Connectivity in High Resolution Package Power Delivery Modeling	241
<i>Omer Vikinski</i>	
Design of Shorting Vias in Alternative PCB Planes for Suppressing Ground-Bounce Induced Electromagnetic Emission	245
<i>Kai-Bin Wu, Fu-Sheng Chang, Ruey-Beei Wu</i>	
On-Chip Global Clock Distribution Using Directional Rotary Traveling-Wave Oscillator	249
<i>Yulei Zhang, James F. Buckwalter, Chung-Kuan Cheng</i>	
Minimizing Crosstalk in High-Speed Differential Buses by Optimizing Power/Ground and Signal Assignment	253
<i>Yang Yi, Yifang Liu, Yaping Zhou, Wiren Dale Becker</i>	
Author Index	