

# **2009 IEEE 8th International Conference on ASIC**

**(ASICON 2009)**

**Changsha, Hunan, China  
20-23 October 2009**

**Pages 1-646**



**IEEE Catalog Number: CFP09442-PRT  
ISBN: 978-1-4244-3869-3**

# TABLE OF CONTENTS

## KEYNOTE SESSIONS

<b>Terahertz CMOS Circuit Design and Applications for Ultra-High Data Rate (&gt;100Gbps) Communication .....</b>	<b>1</b>
<i>Mau-Chung Frank Chang</i>	
<b>How to Achieve Ultra Low Power Video Processing? .....</b>	<b>3</b>
<i>Satoshi Goto</i>	
<b>Future Directions for RF IC Design in Silicon Microelectronic Technologies .....</b>	<b>4</b>
<i>J. R. Long</i>	
<b>Silicon-on-Clothes (SoC) and Its Healthcare Applications .....</b>	<b>5</b>
<i>Hoi-Jun Yoo</i>	
<b>Advancing Moore's Law: Challenges and Opportunities .....</b>	<b>7</b>
<i>Peng Bai</i>	
<b>Designer's Issues in 3DICF .....</b>	<b>9</b>
<i>Chong-Min Kyung</i>	

## TUTORIAL SESSIONS

<b>Assertion-Based Verification .....</b>	<b>10</b>
<i>Yunshan Zhu</i>	
<b>High Speed DDR Memory Interface Design .....</b>	<b>11</b>
<i>Brian Zhao</i>	
<b>Maximizing Lithium Battery Life Safely and Inexpensively When Charging Portable Devices .....</b>	<b>12</b>
<i>Shiyan Pei</i>	
<b>Scan Design and DFT Practices .....</b>	<b>13</b>
<i>Linming Jin</i>	
<b>Introduction to SystemVerilog and SystemC .....</b>	<b>14</b>
<i>Gerald E. Sobelman, Xiaofang Zhou</i>	
<b>Introduction to C-based High Level Synthesis .....</b>	<b>15</b>
<i>Jianwen Zhu</i>	
<b>ASIP (Application Specific Instruction-set Processors) Design .....</b>	<b>16</b>
<i>Dake Liu</i>	

## SESSION 1A DIGITAL CIRCUITS AND SYSTEM (I)

<b>Low Power Design of VLSI Circuits and Systems .....</b>	<b>17</b>
<i>Peiyi Zhao, Zhongfeng Wang</i>	
<b>A Multi-Channel, Area-Efficient, Audio Sampling Rate Interpolator .....</b>	<b>21</b>
<i>Haipeng Kuang, Dejiang Wang, Gang Zhou, Zhengping Xu</i>	
<b>Low-Power MCML Circuit With Sleep-Transistor .....</b>	<b>26</b>
<i>Jeong Beom Kim</i>	
<b>Architecture Design of Variable Lengths Instructions Expansion for VLIW .....</b>	<b>30</b>
<i>Yuan Liu, Hu He, Teng Xu</i>	
<b>A Systolic Architecture with Linear Space Complexity for Longest Common Subsequence Problem .....</b>	<b>34</b>
<i>Chuanpeng Chen, Zhongping Qin</i>	
<b>SFG Realization of Wavelet Filter Using Switched-Current Circuits .....</b>	<b>38</b>
<i>Wenshan Zhao, Yigang He, Yichuang Sun</i>	

## SESSION 1B DIGITAL CIRCUITS AND SYSTEM (II)

<b>Design of a High Reliable L1 Data Cache with Redundant Cache .....</b>	<b>42</b>
<i>Zhaolin Li, Xinyue Zhang, Huiqing Luo</i>	
<b>Switching Activity Calculation of VLSI Adders .....</b>	<b>47</b>
<i>Dursun Baran, Mustafa Aktan, Hossein Karimiyan, Vojin G. Oklobdzija</i>	
<b>A Precise SystemC-AMS Model for Charge Pump Phase Lock Loop with Multiphase Outputs .....</b>	<b>51</b>
<i>Tao Xu, Huib Lincklaen Arriens, Rene Van Leuken, Alexander De Graaf</i>	
<b>A 2.84W 16port Switch ASIC for High Performance Computing Systems .....</b>	<b>55</b>
<i>Hua Shen, Ding-Shan You, Like Liu, Jia Yang, Xiao-Xiao Jiang</i>	
<b>Design of Multi-valued Double-edge-triggered JK Flip-flop Based on Neuron MOS Transistor .....</b>	<b>59</b>
<i>Yuejun Zhang, Pengjun Wang</i>	

## **SESSION 1C DSP & EMBEDDED PROCESSORS**

<b>Trends of Terascale Computing Chips in the Next Ten Years</b> .....	63
<i>Zhonghai Lu, Axel Jantsch</i>	
<b>A High Power Efficiency Reconfigurable Processor for Multimedia Processing</b> .....	68
<i>Peng Dai, Xin'An Wang, Xing Zhang, Qiuqi Zhao, Yan Zhou, Yachun Sun</i>	
<b>DReNoC: A Dynamically Reconfigurable Computing System Based on Network-on-Chip</b> .....	72
<i>Ying-Chun Chen, Gao-Ming Du, Luo-Feng Geng, Duo-Li Zhang, Ming-Lun Gao</i>	
<b>An Efficient Parallel Instruction Execution Method for VLIW DSP</b> .....	76
<i>Mengjun Sun, Zheng Shen, Hu He</i>	
<b>Dynamic Context Management for Coarse-grained Reconfigurable Array DSP Architecture</b> .....	80
<i>Yanliang Liu, Peng Dai, Xin'An Wang, Xing Zhang, Lai Wei, Yan Zhou, Yachun Sun</i>	
<b>A Reconfigurable Architecture Specific for the Butterfly Computing</b> .....	84
<i>Jing Xie, Kai Fan, Zhigang Mao, Qin Wang, Chao Yang, Wen Zhu, Suliang Wang</i>	
<b>Optimal-Partition Based Code Compression for Embedded Processor</b> .....	88
<i>Lei Yang, Tiejun Zhang, Donghui Wang, Chaohuan Hou</i>	

## **SESSION 1D HIGH PERFORMANCE NOC TECHNIQUES**

<b>T<sup>2</sup>- TAM: Reusing Infrastructure Resource to Provide Parallel Testing for NoC Based Chip</b> .....	92
<i>Binchang Fu, Yinhe Han, Huawei Li, Xiaowei Li</i>	
<b>Transaction Level Model of NoC Based on SystemC</b> .....	98
<i>Jian Wang, Hong Wang, Zhi Jia Yang</i>	
<b>An Energy-Aware Heuristic Constructive Mapping Algorithm for Network on Chip</b> .....	102
<i>Yancang Chen, Lunguo Xie, Jinwen Li</i>	
<b>Speedup Analysis of Data-parallel Applications on Multi-core NoCs</b> .....	106
<i>Xiaowen Chen, Zhonghai Lu, Axel Jantsch, Shuming Chen</i>	

## **SESSION 1E RECONFIGURABLE ARCHITECTURE TECHNIQUES**

<b>Uniform Routing Architecture for FPGA with Embedded IP Cores</b> .....	110
<i>Liyun Wang, Yuan Wang, Liguang Chen, Jian Wang, Xing Chen, Fang Wu, Jinmei Lai, Jiarong Tong</i>	
<b>Mixed Optimization Method in Design of FC-2</b> .....	114
<i>Jie Jin, Xiaoxin Cui, Dunshan Yu</i>	
<b>A LUT-based VRC Model For Random Logic Function Evolution</b> .....	118
<i>Haixiang Bu, Liguang Chen, Jinmei Lai</i>	
<b>Partially Reconfigurable Interconnection Network for Dynamically Reprogrammable Resource Array</b> .....	123
<i>Muhammad Ali Shami, Ahmed Hemani</i>	
<b>Fast Configuration Architecture of FPGA Suitable for Bitstream Compression</b> .....	127
<i>Xie Jing, Wang Yabin, Chen Liguang, Wang Jian, Wang Yuan, Lai Jinmei, Tong Jiarong</i>	

## **SESSION 1F VLSI IMPLEMENTATION FOR INFORMATION SECURITY**

<b>VLSI Implementation of High-speed SHA-256</b> .....	132
<i>Ling Bai, Shuguo Li</i>	
<b>Low-Cost Reconfigurable VLSI Implementation of the SMS4 and AES Algorithms</b> .....	136
<i>Weiwei Yan, Kaidi You, Jun Han, Xiaoyang Zeng</i>	
<b>The Simulation Model and ASIC Implementation of a Random Bit Source Circuit</b> .....	140
<i>Yanfang Wang, Haibin Shen</i>	
<b>HMF Unit: A Key Element in Dynamic Dataflow ASIC</b> .....	144
<i>Yu Bo, Li Xiangyu, Sun Yihe</i>	
<b>VLSI Architecture of a Low Complexity Face Detection Algorithm for Real-Time Video Encoding</b> .....	148
<i>Tianruo Zhang, Minghui Wang, Chen Liu, Satoshi Goto</i>	
<b>Unified Low Cost Crypto Architecture Accelerating RSA/SHA-1 for Security Processor</b> .....	152
<i>Wei Huang, Kaidi You, Suiyu Zhang, Jun Han, Xiaoyang Zeng</i>	
<b>The Research and Design of Parallel Instruction Targeted at Substitution Box</b> .....	156
<i>Zibin Dai, Wei Li, Tao Meng, Tao Chen</i>	
<b>Design and FPGA Implementation of 3DES Against Power Analysis Attacks for IC Bankcard</b> .....	160
<i>Xiuyuan Bi, Liji Wu, Guoqiang Bai</i>	

## **SESSION 1G ALGORITHM AND VLSI ARCHITECTURE FOR MULTIMEDIA**

<b>Analysis of Adaptive Algorithm to Power Aware Design for H.264/AVC Integer Motion Estimation Engine in HDTV Application</b> .....	164
<i>Yiqing Huang, Takeshi Ikenaga</i>	
<b>A Fully Pipelined CABAC Coder Using Syntax Element Instructions Driving</b> .....	168
<i>Shenggang Chen, Shuming Chen, Xi Ning</i>	

<b>Pre-processor of the Region-of-Interest Based H.264 Encoder for Low Power Application</b> .....	172
<i>Minghui Wang, Tianruo Zhang, Satoshi Goto</i>	
<b>A Novel VLSI Architecture of Lum Interpolator of H.264 Decoder</b> .....	176
<i>Duo-Li Zhang, Xian-Wen Cheng, Gao-Ming Du, Yu-Kun Song, Ming-Lun Gao</i>	
<b>A Comparative Study of Subword Parallel Adders for Multimedia Applications</b> .....	180
<i>Sheng Ma, Libo Huang, Mingce Lai, Zhiying Wang</i>	
<b>Parallel Enhanced Low Design Effort H.264/AVC Fractional Motion Estimation Engine for Super Hi-Vision Application</b> .....	184
<i>Yiqing Huang, Takeshi Ikenaga</i>	
<b>Three Images Blending Engine Supporting Multicolor Formats, Various Color Depths with Small-Gate Size and High-Quality Image for SOC Design</b> .....	188
<i>Thang Minh Le, Kazushi Akie, Toyokazu Hori, Hiroshi Hatae, Hiromi Watanabe</i>	
<b>A Reconfigurable Architecture for DWT and IDWT in JPEG2000</b> .....	192
<i>Hong Qi, Wang Kanwen, Cao Wei, Tong Jiarong</i>	

## **SESSION 2A AD/DA CONVERTERS (I)**

<b>A Single Channel 2GS/s 6-bit ADC with Cascade Resistive Averaging</b> .....	196
<i>Youtao Zhang, Xiaopeng Li, Ao Liu, Ming Zhang, Feng Qian</i>	
<b>A 600-Msample/s, 25-mW, 6-bit Folding and Interpolating ADC in 0.13<math>\mu</math>m CMOS</b> .....	200
<i>Li Lin, Junyan Ren, Fan Ye</i>	
<b>New Architecture of Low Voltage Sigma-Delta ADC</b> .....	204
<i>Jiaxin Ju, Wanrong Zhang, Haolin Du, Yanfeng Jiang, Yamin Zhang</i>	
<b>A 1-V 32-<math>\mu</math>W 13-bit CMOS Sigma-Delta A/D Converter for Biomedical Applications</b> .....	208
<i>Kunalan Muthusamy, T. Hui Teo, Yong Ping Xu</i>	
<b>An Undersampling 14-bit Cyclic ADC</b> .....	212
<i>Weitao Li, Fule Li, Dandan Guo, Chun Zhang, Zhihua Wang</i>	
<b>A 3.3mw 91dB SNR Sigma-delta Modulator in 0.18<math>\mu</math>m CMOS Process</b> .....	216
<i>Chen Yueyang, Zhong Shunan, Dang Hua</i>	

## **AD/DA CONVERTERS (II)**

<b>High Speed and Low Power ADC Design with Dynamic Analog Circuits</b> .....	219
<i>Akira Matsuzawa</i>	
<b>A Novel Digital Calibration with Low Complexity for Pipelined ADC</b> .....	223
<i>Kaihui Lin, Long Cheng, Lei Luo, Fan Ye, Junyan Ren</i>	
<b>3.4GS/s 3 Bit Phase Digitizing ADC and DAC for DRFM</b> .....	227
<i>Min Zhang, Youtao Zhang, Xiaopeng Li, Ao Liu, Feng Qian</i>	
<b>Study of Q Factor and Loop Delay Effects of a Continuous-Time <math>\Delta\Sigma</math>AD Modulator</b> .....	231
<i>Haijun Lin, Atushi Motozawa, Pascal Lo Ré, Kunihiro Itzuka, Haruo Kobayashi, Hao San</i>	
<b>A 14-bit Successive-Approximation AD Converter with Digital Calibration Algorithm</b> .....	235
<i>He Yong, Wu Wuchen, Meng Hao, Zhou Zhonghua</i>	
<b>A Bidirectional Overflow Digital Correction Algorithm with a Single Bit Redundancy Used in the Pipeline A/D Converters</b> .....	239
<i>Ting Li, Yuxin Wang, Ruzhang Li, Kaicheng Li</i>	
<b>A Mixed-Signal Calibration Technology for the Pipeline A/D Converter</b> .....	243
<i>Shang-Quan Liang, Yong-Sheng Yin, Hong-Hui Deng, Xiao-Lei Wang, Ming-Lun Gao</i>	

## **SESSION 2C HIGH PERFORMANCE AMPLIFIERS AND RF AMPLIFIERS**

<b>A Low Noise Class-AB Amplifier for Voice Communication</b> .....	247
<i>Jiang Yu, Jiang Shi</i>	
<b>DC Photocurrent Rejection of High Transimpedance Gain Preamplifier in Infrared Wireless Optical Receiver</b> .....	251
<i>Yong-Sheng Wang, Li Xu, Feng-Chang Lai</i>	
<b>Design of Low-Voltage High Performance CMOS-Current Feedback Amplifier Using Indirect Feedback Compensated Op-Amp</b> .....	255
<i>Romesh Kr. Nandwana, Mahima Arrawatia, Nilesh Goel</i>	
<b>Design of an Inductorless 3-10GHz SiGe HBT Low-Noise Amplifier</b> .....	259
<i>Yi-Wen Huang, Wan-Rong Zhang, Pei Shen, Ning Hu, Lu Huang</i>	
<b>Design of RF Amplifier with Tunable Active Inductor</b> .....	263
<i>Liu Mengmeng, Wang Shuo, Chen Feng</i>	
<b>A 1.5 GHz Linear-in-dB Variable Gain Amplifier with Process and Temperature Tracking in 0.18-<math>\mu</math>m CMOS</b> .....	267
<i>Xiong Liu, Alan N. Willson Jr</i>	

## **SESSION 2D ANALOG CIRCUITS (I)**

<b>A New Robust Capacitance Mis-Match Measurement for Analog/Mixed-Signal Applications</b> .....	271
<i>Won-Young Jung, Jong-Min Kim, Jin-Su Kim, Jung-Hyun Choi, Sang-Hoon Kwak, Taek-Soo Kim, Jae-Kyung Wee</i>	
<b>A Low Power CMOS Mixed-Integrator-Based Continuous-Time Filter</b> .....	275
<i>Yong Chen, Yumei Zhou</i>	
<b>CMOS 4<sup>th</sup>-order Gm-c Low-Pass Filter With Wide Tuning Range in High Frequency</b> .....	278
<i>Jin Hu, Huage Hei, Qingbo Liu, Guancheng Liu</i>	
<b>Tuning of a Capacitorless Bandpass Biquad Through Sequentially Trained ANN</b> .....	281
<i>Montira Moonngam, Rounsan Chaisricharoen, Boonruk Chipipop</i>	
<b>A Single-Event Transient Hardened Phase-Locked Loop in 0.18 <math>\mu</math>m CMOS Process</b> .....	285
<i>Zhao Zhenyu, Zhang Minxuan, Chen Jihua, Guo Bin</i>	
<b>A PSO-Based Tuning of a Capacitorless Current-Mode Bandpass Biquad</b> .....	289
<i>Ratchaneekorn Pongsuwan, Rounsan Chaisricharoen, Boonruk Chipipop</i>	
<b>An LO Power Distribution Network Design for Integrated 60-GHz Transceiver on Chip</b> .....	293
<i>Y. Mo, K. Wang, F. Zhang, E. Skafidas, R. Evans, I. Mareels</i>	

## **SESSION 2E ANALOG CIRCUITS (II)**

<b>Effect of Dummy Fills on Characteristics of Passive Devices in CMOS Millimeter-Wave Circuits</b> .....	297
<i>Akira Tsuchiya, Hidetoshi Onodera</i>	
<b>A Low Power CMOS Bandgap Voltage Reference with Enhanced Power Supply Rejection</b> .....	301
<i>Wenguan Li, Ruohe Yao, Lifang Guo</i>	
<b>A Switched-reset 300e ENC 10mW readout ASIC in 180nm CMOS for CdZnTe Particle Detector</b> .....	306
<i>Xiangyu Li, Xin'Guang Chen, Qi Zhang, Yihe Sun</i>	
<b>A Double-Scroll Based True Random Number Generator with Power and Throughput Adjustable</b> .....	310
<i>Fuqiang Cao, Shuguo Li</i>	
<b>A Low-Noise CMOS Readout Circuit at Low Frequency for MEMS Capacitive Accelerometers</b> .....	314
<i>Jianghua Chen, Xuwen Ni, Bangxian Mo</i>	
<b>An 0.35<math>\mu</math>m CMOS 2.4Gb/s LVDS for High-speed DAC</b> .....	318
<i>Xingfa Huang, Liang Li, Kaikai Xu, Ruzhang Li, Cheng Shu</i>	

## **SESSION 2F ANALOG/MIXED-SIGNAL AND POWER SYSTEMS**

<b>A High Efficiency CMOS Charge Pump for Low Voltage Operation</b> .....	321
<i>Xueqiang Wang, Dong Wu, Fengying Qiao, Peng Zhu, Kan Li, Liyang Pan, Runde Zhou</i>	
<b>Analysis and Design of High Power Supply Rejection LDO</b> .....	325
<i>Yali Shao, Yi Wang, Zhihua Ning, Lenian He</i>	
<b>A Low Breakdown-voltage Charge Pump Based on Cockcroft-Walton Structure</b> .....	329
<i>Renyuan Zhang, Zhangcai Huang, Yasuaki Inoue</i>	
<b>High Efficiency Autonomous Controlled Cascaded LDOs for Green Battery System</b> .....	333
<i>Leona Okamura, Fukashi Morishita, Kazutami Arimoto, Tsutomu Yoshihara</i>	
<b>A Built-In Self-Test High-Current LED Driver</b> .....	337
<i>Do Hung Nguyen, Jaber Hasan, Simon S. Ang</i>	
<b>A New Layout Method to Improve the Thermal Stability of Multi-finger Power HBT</b> .....	341
<i>Y. Chen, H. Shen, X. Liu</i>	

## **SESSION 2G RF CIRCUITS (I)**

<b>Design of Highly-Efficient Wideband RF Polar Transmitters Using Envelope-Tracking (ET) for Mobile WiMAX/Wibro Applications</b> .....	344
<i>Donald Y. C. Lie, Yan Li, Jerry Lopez, Stanley Wu, Tzu-Yin Yang</i>	
<b>A CMMB Mobile TV Tuner Frontend with Integrated RSSI for Dual-band Applications</b> .....	348
<i>Hua Xu, Yin Shi, Fa Foster Dai</i>	
<b>A Switched-Inductor Based VCO with An Ultra-Wideband Tuning Range of 87.6 %</b> .....	352
<i>Liu Qing, Sun Jiangtao, Satoshi Kurachi, Nobuyuki Itoh, Toshihiko Yoshimasu</i>	
<b>A 15-<math>\mu</math>s Fast-Locking Frequency Synthesizer for Reconfigurable Wireless Systems</b> .....	356
<i>Junhua Liu, Huailin Liao, Ru Huang</i>	
<b>High Linearity Voltage-Controlled Oscillator</b> .....	360
<i>Nguyen Phuong Thi Le, Ken Tatt Low, Libin Yao</i>	

## **SESSION 2H RF CIRCUITS (II)**

<b>A Fully Integrated Broadband Direct-Conversion Receiver RFIC for Satellite Tuner</b> .....	364
<i>Yin Shi, Fa Foster Dai, Xueqing Hu, Peng Yu, Bei Chen, Zheng Gong</i>	
<b>A 2.45GHz CMOS Power Amplifier with High Linearity</b> .....	368
<i>Mingfu Zhao, Lingling Sun, Jincui Wen, Zhiping Yu, Jin Kang</i>	

<b>A Spread Spectrum Clock Generator with Phase-rotation Algorithm for 6Gbps Clock and Data Recovery</b> .....	372
<i>Chi-Hsien Lin, Yen-Ying Huang, Shu-Rung Li, Yuan-Pu Cheng, Shyh-Jye Jou</i>	
<b>A 0.18 um CMOS Programmable Interference Canceller for Cognitive Radio Front-End</b> .....	376
<i>Chengzhang Yao, Yongming Li, Zhihua Wang, Xu Zhang</i>	
<b>A 1.8V CMOS Polar Transmitter Front-end for 900MHz EDGE System</b> .....	380
<i>Ran Ren, Taotao Yan, Peichen Jiang, Hao Hu, Jianjun Zhou</i>	

### **SESSION 3A APPLICATION SPECIFIC SoCs (I)**

<b>PAC Duo SoC Performance Analysis with ESL Design Methodology</b> .....	384
<i>I-Yao Chuang, Chi-Wen Chang, Tso-Yi Fan, Jen-Chieh Yeh, Kung-Ming Ji, Jui-Liang Ma, An-Yeu Wu, Shih-Yin Lin</i>	
<b>Designing WISHBONE to AMBA Wrapper</b> .....	388
<i>Cao Fan, Chen Lan, Yi Bo</i>	
<b>Efficient Floor-Planning Methodology for the Jasper Forest SoC on a 45 Nanometer Process</b> .....	392
<i>Yuyun Liao, Nishi Raman, Liping Kong, Jung-Yueh Chang</i>	
<b>A Study and Design of CMOS H-Tree Clock Distribution Network in System-on-Chip</b> .....	396
<i>Wei-Khee Loo, Kok-Siang Tan, Ying-Khai Teh</i>	
<b>Analysis and Design of a Fully Integrated SoC for UHF RFID Reader in CMOS Technology</b> .....	400
<i>Jingchao Wang, Chun Zhang, Baoyong Chi, Zhihua Wang</i>	
<b>Design and Implementation of an Advanced DMA Controller on AMBA-Based SoC</b> .....	404
<i>Guoliang Ma, Hu He</i>	
<b>Framework for Statistical Analysis of Homogeneous Multicore Power Grid Networks</b> .....	408
<i>Guanglei Liu, Jeffrey Fan</i>	

### **SESSION 3B APPLICATION SPECIFIC SoCs (II)**

<b>The Design of a Sub-Nanojoule Asynchronous 8051 with Interface to External Commercial Memory</b> .....	412
<i>Chao Xue, Xiang Cheng, Yang Guo, Yong Lian</i>	
<b>Semi-distributed Scheduling for Flexible Codeword Assignment in a CDMA Network-on-Chip</b> .....	416
<i>Woojoon Lee, Gerald E. Sobelman</i>	
<b>A Super Low Power MICS Band Receiver in 65 nm CMOS for High Resolution Epi-retinal Prosthesis</b> .....	420
<i>Jiawei Yang, Nhan Tran, Shun Bai, David C. Ng, Mark Halpern, Efstratios Skafidas, Iven Mareels</i>	
<b>An Application-Specific Buffer Allocation Algorithm for Network-on-Chip</b> .....	424
<i>Yaming Yin, Shuming Chen</i>	
<b>Implementation and Evaluation of a Heterogeneous Multicore SoC</b> .....	428
<i>Ming Yan, Peng Zhao, Jianliang Shen, Lei Liu, Sikun Li</i>	

### **SESSION 4A RF & COMMUNICATIONS**

<b>A 290-μW 25-kHz Continuous-Time Delta-Sigma Modulator for Acoustic Sensor Networks</b> .....	432
<i>Youngkil Choi, Hyungjoong Kim, Hyungdong Roh, Jeongjin Roh</i>	
<b>A Low Noise and Highly Linear Wideband CMOS RF Front-End Circuits for Digital TV Tuners</b> .....	436
<i>Ilku Nam, Donggu Im, Young-Wook Lim, Xuemin Xu, Hyung Su Lee, Shin-Hyouk Seo</i>	
<b>A Low Power, Wide Range VCO with Automatic Amplitude Calibration Loop</b> .....	440
<i>Sangwoo Kim, Joonsung Park, Younggun Pu, Kang-Yoon Lee</i>	
<b>A Common Gate Mixer with Transconductance Nonlinearity Cancellation</b> .....	443
<i>Tae Wook Kim</i>	
<b>Millimeter-wave CMOS Circuits for a High Data Rate Wireless Transceiver</b> .....	446
<i>Tai Nghia Nguyen, Seong-Gwon Lee, Sang-Hyun Hwang, Jong-Wook Lee, Byung-Sung Kim</i>	

### **SESSION 4B IMPLEMENTATION FOR WIRELESS COMMUNICATION SYSTEM**

<b>A 2.4 GHz Wireless Transmitter Front-End for Endoscopy Capsule System</b> .....	450
<i>Fan Chen, Baoyong Chi, Zhihua Wang</i>	
<b>All Digital Wireless Transceiver Using Modified BPSK and 2/3 Sub-sampling Technique</b> .....	454
<i>Sanad Bushnaq, Toru Nakura, Makoto Ikeda, Kunihiko Asada</i>	
<b>A Low Power High Data Rate ASK IF Receiver</b> .....	458
<i>Xiaoman Wang, Baoyong Chi, Zhihua Wang</i>	
<b>Digital OFDM Transmitter Architecture and FPGA Design</b> .....	462
<i>Xiaoxin Cui, Dunshan Yu</i>	

### **SESSION 4C ENCODING/DECODING TECHNOLOGIES FOR COMMUNICATION BASEBAND**

<b>Implementation of A High-Speed Parallel Turbo Decoder for 3GPP LTE Terminals</b> .....	466
<i>Di Wu, Rizwan Asghar, Yulin Huang, Dake Liu</i>	
<b>High-Speed Reed-Solomon Errors-and-Erasures Decoder Design with Burst Error Correcting</b> .....	470
<i>Bo Yuan, Jin Sha, Li Li, Zhongfeng Wang</i>	

<b>An Area-efficient and Degree-computationless BCH Decoder for DVB-S2</b> .....	474
<i>Zhou Chen, Yulong Zhang, Yan Ying, Chuan Wu, Xiaoyang Zeng</i>	
<b>A Flexible Architecture for Multi-Standard LDPC Decoders</b> .....	478
<i>Shuangqu Huang, Bo Xiang, Bei Huang, Yun Chen, Xiaoyang Zeng</i>	
<b>Design and Implementation of Channel Coding for Underwater Acoustic System</b> .....	482
<i>Lanjuan Liu, Youhua Wang, Li Li, Xiaotong Zhang, Jianguo Wang</i>	
<b>Implementation of LDPC Decoder for 802.16e</b> .....	486
<i>Xiao Peng, Satoshi Goto</i>	
<b>An Area Efficient Multi-Mode Architecture for Reed-Solomon Decoder</b> .....	490
<i>Bei Huang, Shuangqu Huang, Yun Chen, Xiaoyang Zeng</i>	

#### **SESSION 4D COMMUNICATION RELATED TECHNOLOGIES**

<b>Design of New Training Sequence and Estimation Scheme for Frequency Dependent I/Q Imbalance in MB-OFDM Based UWB Systems</b> .....	494
<i>Jun Zhou, Liang Liu, Fan Ye, Junyan Ren</i>	
<b>Design and Implementation of a Multi-Mode Interleaver/Deinterleaver for MIMO OFDM Systems</b> .....	498
<i>Zhen-Dong Zhang, Bin Wu, Yong-Xu Zhu, Yu-Mei Zhou</i>	
<b>A Low-power 4K Point FFT Processor for CMMB OFDM Receiver System</b> .....	502
<i>Simeng Li, Hao Xiao, Yun Chen, Xiaoyang Zeng</i>	
<b>Area Minimization of MPRM Circuits</b> .....	506
<i>Hui Li, Pengjun Wang, Jing Dai</i>	
<b>A Highly Efficient Inverse Transform Architecture for Multi-Standard HDTV Decoder</b> .....	510
<i>Hang Zhang, Peilin Liu, Yu Hong, Dajiang Zhou, Satoshi Goto</i>	
<b>A Novel Synchronization Scheme for OFDM-Based CMMB Receivers</b> .....	514
<i>Xiuping Chen, Chuan Wu, Zhou Chen, Bo Shen, Xiaoyang Zeng</i>	

#### **SESSION 4E RADIO FREQUENCY IDENTIFICATION (I)**

<b>Low-Voltage and High-Speed FPGA I/O Cell Design in 90nm CMOS</b> .....	518
<i>Nan Zhang, Xin Wang, He Tang, Albert Wang, Zhihua Wang, Baoyong Chi</i>	
<b>A Mobile UHF RFID Reader with High Linearity Receiver</b> .....	522
<i>Xiaoxing Feng, Xin'An Wang, Xing Zhang, Binjie Ge, Shan Liu, Jinpeng Shen, Jinsi Zhong, Yuan Liu</i>	
<b>A Memory-Efficient LUT-based AM/AM Digital Predistorter for UHF RFID Reader</b> .....	526
<i>Yueqing Yang, Zongming Liu, Xi Tan, Hao Min</i>	
<b>An Optimized <math>\Delta\Sigma</math> Fractional-N Frequency Synthesizer for CMOS UHF RFID Reader</b> .....	530
<i>Chunqi Shi, Runxi Zhang, Zongsheng Lai</i>	

#### **SESSION 4F RADIO FREQUENCY IDENTIFICATION (II)**

<b>High Efficiency CMOS Rectifier Circuits for UHF RFIDs Using Vth Cancellation Techniques</b> .....	534
<i>Koji Kotani, Takashi Ito</i>	
<b>A Two-Stage Wake-Up Circuit for Semi-Passive RFID Tag</b> .....	538
<i>Wei Chen, Wenyi Che, Xiao Wang, Chenling Huang, Na Yan, Hao Min, Jie Tan</i>	
<b>A Low-power Analog Front End of Passive UHF RFID Tag IC For EPC<sup>TM</sup> C1G2</b> .....	542
<i>Shaojie Zhang, Lingling Sun, Hui Hong, Jun Liu, Jian Han, Shiqin Luo</i>	
<b>Development of CMOS UHF RFID Modulator and Demodulator Using DTMOST Techniques</b> .....	546
<i>Ying-Khai Teh, Faisal Mohd-Yasin, Florence Choong, Mamun Ibne Reaz</i>	

#### **SESSION 5A VLSI TEST RESEARCH IN TAIWAN**

<b>A Self-Testing Assisted Pipelined-ADC Calibration Technique</b> .....	550
<i>Jiun-Lang Huang, Xuan-Lun Huang, Ping-Ying Kang</i>	
<b>Output Test Compression for Compound Defect Diagnosis</b> .....	554
<i>Chao-Wen Tzeng, Shi-Yu Huang</i>	
<b>Wireless Built-In Self-Repair Architectures for Embedded RAMs</b> .....	558
<i>Zhen-Yu Wang, Yi-Ming Tsai, Yuan-Cheng Hsiao, Shyue-Kung Lu</i>	
<b>A Unified Test and Debug Platform for SOC Design</b> .....	562
<i>Kuen-Jong Lee, Chin-Yao Chang, Alan Su, Si-Yuan Liang</i>	

#### **SESSION 5B TESTING & RELIABILITY (I)**

<b>A Circuit Failure Prediction Mechanism (DART) for High Field Reliability</b> .....	566
<i>Yasuo Sato, Seiji Kajihara, Yukiya Miura, Tomokazu Yoneda, Satoshi Ohtake, Michiko Inoue, Hideo Fujiwara</i>	
<b>Analysis Technique for Systematic Variation Over Whole Shot and Wafer at 45 nm Process Node</b> .....	570
<i>Jingo Nakanishi, Hiromi Notani, Yasunobu Nakase, Hirofumi Shinohara</i>	

<b>F-Scan: An Approach to Functional RTL Scan for Assignment Decision Diagrams .....</b>	<b>574</b>
<i>Marie Engelene, J. Obien, Hideo Fujiwara</i>	
<b>ISTA: An Embedded Architecture for Post-silicon Validation in Processors .....</b>	<b>578</b>
<i>Ting Lei, Hu He, Yihe Sun</i>	
<b>Signature-Based Testing for Adaptive Digitally-Calibrated Pipelined Analog-to-Digital Converters .....</b>	<b>582</b>
<i>Mohamed Abbas, Yasuo Furukawa, Satoshi Komatsu, Kunihiro Asada</i>	

### **SESSION 5C TESTING & RELIABILITY (II)**

<b>Probability of Calculation Failures by Soft Errors in an Embedded Processor Core.....</b>	<b>586</b>
<i>Hiroyuki Kanbara, Hiroyuki Okuhata, Masanao Ise, Ryota Kinjo, Yuki Toda</i>	
<b>Automatic Configuration Generation for A SOC Co-Verification Technology Based FPGA Functional Test System .....</b>	<b>590</b>
<i>A. W. Ruan, Y. B. Liao, P. Li, W. Li, W. C. Li</i>	
<b>A Response Compactor for Extended Compatibility Scan Tree Construction .....</b>	<b>594</b>
<i>Zhiqiang You, Jiedi Huang, Michiko Inoue, Jishun Kuang, Hideo Fujiwara</i>	
<b>Soft Error Filtered and Hardened Latch.....</b>	<b>598</b>
<i>Hossein Karimyan Alidash, Sayed Masoud Sayedi, Hossein Saidi, Vojin G. Oklobdzija</i>	
<b>A Scan Chains Combined-Balance Strategy for Hierarchical SoC DFT .....</b>	<b>602</b>
<i>Jinyi Zhang, Dong Zhang, Xiaodong Yang, Yi Yang</i>	

### **SESSION 6A ADVANCED MEMORY & MEMS**

<b>Prospects for Variation Tolerant SRAM Circuit Designs .....</b>	<b>606</b>
<i>Hiroyuki Yamauchi</i>	
<b>A 90-nm CMOS Embedded Low Power SRAM Compiler.....</b>	<b>610</b>
<i>Zhao-Yong Zhang, Chia-Cheng Chen, Jian-Bin Zheng</i>	
<b>Low-Area 1-kb Multi-Bit OTP IP Design.....</b>	<b>614</b>
<i>Li-Yan Jin, Tae-Hoon Kim, Cheon-Hyo Lee, Pan-Bong Ha, Young-Hee Kim</i>	
<b>Dynamic Property Test of a Novel High g Micro-accelerometer .....</b>	<b>618</b>
<i>Shi Yunbo, Zhu Zhengqiang, Liu Xiaopeng, Liu Jun, Tan Qiulin</i>	
<b>A Novel Pre-amplifier for MEMS Microphone.....</b>	<b>621</b>
<i>Siliang Hua, Yan Liu, Jian'En Zhang, Donghui Wang, Chaohuan Hou</i>	
<b>Potential-induced Surface Stress Change During the Electrochemical Reaction .....</b>	<b>624</b>
<i>Jie Yang, Jia Zhou</i>	
<b>Design and Simulation of a SAW Filter and a New Approach for Bandwidth's Tuning.....</b>	<b>627</b>
<i>M. Sadeghi, R. Ghayour, H. Abiri, M. Karimi</i>	

### **SESSION 7A SIGNAL INTEGRITY AND MODELING FOR NANOMETER VLSI SYSTEMS (I)**

<b>Large-Scale Analog/RF Performance Modeling by Statistical Regression.....</b>	<b>631</b>
<i>Xin Li</i>	
<b>Accelerating PCG Power/ground Network Solver on GPGPU .....</b>	<b>635</b>
<i>Yici Cai, Jin Shi</i>	
<b>Multicore Processor Cluster Based Sleep Transistor Sizing Considering Delay Profile.....</b>	<b>639</b>
<i>Huang Huang, Jeffrey Fan</i>	

### **SESSION 7B MODELING AND SYNTHESIS OF DEVICES AND INTERCONNECTS**

<b>Characterization of WID Delay Variability Using RO-array Test Structures.....</b>	<b>643</b>
<i>Hidetoshi Onodera, Haruhiko Terada</i>	
<b>A Compact Analytical Model for Multi-Island Single Electron Transistors.....</b>	<b>647</b>
<i>Yaqing Chi, Bingcai Sui, Liang Fang, Hailiang Zhou, Haiqing Zhong, He Sun</i>	
<b>Verilog-A Based Implementation for Coupled Model of Single Event Transients in Look-Up Table Technique .....</b>	<b>651</b>
<i>Zhao Xueqian, Zhao Zhenyu, Zhang Minxuan, Li Shaoqing</i>	
<b>Modeling of Layout-dependent STI Stress in 65nm Technology .....</b>	<b>655</b>
<i>Ji-Ying Xue, Yang-Dong Steve Deng, Zuo-Chang Ye, Liu Yang, Zhi-Ping Yu</i>	
<b>An Equivalent Lumped-circuit Model for On-chip Symmetric Intertwined Transformer .....</b>	<b>659</b>
<i>Jin Kang, Lingling Sun, Jincui Wen, Mingfu Zhao</i>	
<b>On-chip Spiral Inductors Synthesis by Moving Least-squares Approximation .....</b>	<b>663</b>
<i>Yu Li, Tang Yang, Wang Yan</i>	

### **SESSION 7C TEST & VERIFICATION TECHNIQUES**

<b>Implementation of High-speed Verification Platform Based on Emulator For ReDSP and ReMAP .....</b>	<b>667</b>
<i>Huang Wei, Wang Xinan, Dai Peng, Guo Zheng</i>	
<b>Enhance SAT Conflict Analysis for Model Checking .....</b>	<b>671</b>
<i>Ming-E Jing, Gengshen Chen, Wenbo Yin, Dian Zhou</i>	

<b>An Efficient FPGA Packing Algorithm Based on Simple Dual-Output Basic Logic Elements</b> .....	675
<i>Ying Liu, Xianyang Jiang, Shilei Sun, Gaofeng Wang</i>	
<b>Case Study : Functional Verification of a Reconfigurable Systolic Array Using Truss</b> .....	679
<i>Myoung-Keun You, Young-Jin Oh, Gi-Yong Song</i>	
<b>Trilobite: A Natural Modeling Framework for Processor Design Automation System</b> .....	683
<i>Mi Zhang, Guang Hu, Zhilei Chai, Shiliang Tu</i>	
<b>The Chip Verification Method Based on Memory Monitoring</b> .....	689
<i>Sheng Liu, Huanrong Yang, Yong Li, Shuming Chen</i>	

## **SESSION 7D SIGNAL INTEGRITY AND MODELING FOR NANOMETER VLSI SYSTEMS (II)**

<b>Power-Efficient and Fault-Tolerant Circuits and Systems</b> .....	693
<i>Lei He, Yu Hu</i>	
<b>Architecture Level Thermal Modeling for MultiCore Systems Using Subspace System Method</b> .....	699
<i>Thom Jefferson A. Eguia, Ruijing Shen, Sheldon X. D. Tan, Eduardo H. Pacheco, Murlu Tirumala</i>	
<b>On VLSI Statistical Timing Analysis and Optimization</b> .....	703
<i>Bao Liu</i>	
<b>Efficient Modeling of Spatial Correlations for Parameterized Statistical Static Timing Analysis</b> .....	707
<i>Jinjun Xiong, Vladimir Zolotov, Chandu Visweswariah</i>	

## **SESSION 7E CAD TECHNIQUES (ADVANCES IN PHYSICAL DESIGN)**

<b>Layout Optimizations for Double Patterning Lithography</b> .....	711
<i>David Z. Pan, Jae-Seok Yang, Kun Yuan, Minsik Cho, Yongchan Ban</i>	
<b>Fast FPGA Placement Algorithm Using Quantum Genetic Algorithm with Simulated Annealing</b> .....	715
<i>Xiao Guo, Teng Wang, Zhihui Chen, Lingli Wang, Wenqing Zhao</i>	
<b>Redundant Via Allocation for Layer Partition-based Redundant Via Insertion</b> .....	719
<i>Jian-Wei Shen, Mei-Fang Chiang, Song Chen, Wei Guo, Takeshi Yoshimura</i>	
<b>A Heuristic Method for Module Sizing Under Fixed-Outline Constraints</b> .....	723
<i>Xiaolin Zhang, Song Chen, Longfan Piao, Takeshi Yoshimura</i>	
<b>A New FPGA Placement Algorithm for Heterogeneous Resources</b> .....	727
<i>Ding Xie, Jiawei Xu, Jinmei Lai</i>	
<b>Floorplan and Power/Ground Network Co-design Using Guided Incremental Floorplanning</b> .....	732
<i>Li Li, Yuchun Ma, Ning Xu, Yu Wang, Xianlong Hong</i>	
<b>Thermal Via Planning Aware Force-Directed Floorplanning for D ICs</b> .....	736
<i>Yun Huang, Qiang Zhou, Yici Cai</i>	

## **SESSION 7F CAD TECHNIQUES (FAST SIMULATION TECHNIQUES)**

<b>Coupling Noise Analysis Technique Using Random Walks</b> .....	739
<i>Hitoshi Miwa, Goro Suzuki</i>	
<b>Recent Advance in Computational Prototyping for Analysis of High-performance Analog/RF ICs</b> .....	745
<i>Hao Yu, Sheldon X. D. Tan</i>	
<b>Solving Dispersive Media Using PLRC-WCS FDTD Method</b> .....	750
<i>Wang Rui, Wang Gaofeng</i>	
<b>The Minimum Delay Calculation Methods in Hybrid Timing Analysis</b> .....	753
<i>Zhentao Li, Jihua Chen, Shuming Chen, Yao Liu</i>	
<b>Random Walk Algorithm for Large Thermal RC Network Analysis</b> .....	757
<i>Jun Guo, Sheqin Dong, Satoshi Goto</i>	

## **SESSION 7G INDUSTRIAL LOW-POWER DESIGN METHODOLOGIES**

<b>A Proposal for a Capture Method of Low Power Design Intent</b> .....	761
<i>Yoshio Inoue</i>	
<b>Power Aware Design for Next Generation's Many Cores Computing Platforms</b> .....	763
<i>Roberto Zafalon</i>	
<b>Advances in CAD for Low Power Design</b> .....	766
<i>Martin D. F. Wong</i>	

## **SESSION 8A NANO DEVICES TECHNOLOGY**

<b>Multi-Gate-Length Versus Dual-Gate-Length Biasing for Active Mode Leakage Power Reduction: Benchmarking and Modeling</b> .....	767
<i>Qiang Chen, Sridhar Tirumala</i>	
<b>Geometry Optimization of SiGe HBTs for Noise Performance of the Monolithic Low Noise Amplifier</b> .....	771
<i>Pei Shen, Wanrong Zhang, Hongyun Xie, Dongyue Jin</i>	

<b>A Novel Dual SCR Device for ESD Protection</b> .....	775
<i>Yu Bo, Wang Yuan, Jia Song, Zhang Ganggang</i>	
<b>Quantum-Mechanical Study on the Electron Effective Mobility of Surrounding-Gate nMOSFETs</b> .....	778
<i>Guang-Xi Hu, Ran Liu, Ting-Ao Tang, Ling-Li Wang, Zhi-Jun Qiu</i>	
<b>VLSI Design of Resource Shared Complex-QMF Bank for HE-AAC Decoder</b> .....	782
<i>Junqiao Huang, Gaoming Du, Duoli Zhang, Yukun Song, Luofeng Geng, Minglun Gao</i>	

### **SESSION P1 POSTER SESSION (I)**

<b>An Efficient Verification and Test Scheme for Media Broadcasting Demodulator</b> .....	786
<i>Yun Chen, Nan Shao, Bo Xiang, Dan Bao, An Pan, Xiaoyang Zeng</i>	
<b>A High-Throughput Cost-Effective ASIC Implementation of the AES Algorithm</b> .....	791
<i>Qingfu Cao, Shuguo Li</i>	
<b>A Fast-lock Digital Delay-Locked Loop Controller</b> .....	795
<i>Bo Ye, Tianwang Li, Xingcheng Han, Min Luo</i>	
<b>Performance Evaluation of the Memory Hierarchy Design on CMP Prototype Using FPGA</b> .....	799
<i>Liu Yan, Li Dongsheng, Zhang Duoli, Du Gaoming, Wang Jian, Gao Minglun, Wen Haihua, Geng Luofeng</i>	
<b>Power-Aware FPGA Packing Algorithm</b> .....	803
<i>M. Yang, Hongying Xu, A. E. A. Almaini</i>	
<b>High Computing-Intensive Array System Design and Hardware Implement</b> .....	806
<i>Yu-Kun Song, Xiao-Lei Wang, Wei Ni, Duo-Li Zhang, Gao-Ming Du</i>	
<b>Tradeoff Design for Analog Integrated Circuits Via Geometric Programming</b> .....	810
<i>Li Dan, Shu Guo-Hua, Rong Meng-Tian</i>	
<b>Clocked Storage Elements Robust to Process Variations</b> .....	813
<i>Joosik Moon, Mustafa Aktan, Vojin G. Oklobdzija</i>	
<b>Research and Implementation of Parallel and Reconfigurable MICKEY Algorithm</b> .....	817
<i>Miao Li, Jinfu Xu, Zibin Dai, Xiaohui Yang, Hongfei Qu</i>	
<b>A Power and Area Efficient Architecture of Convolver Based on Ram</b> .....	821
<i>Chen Chen, Yun Chen, Yuan Chen, An Pan, Xiao-Yang Zeng</i>	
<b>A Design of Level Interface for CMP Based Cache System</b> .....	825
<i>Chen Chen, Hu He, Yuan Liu</i>	
<b>Scalable and Unified Hardware Architecture for Montgomery Inversion Computation in GF(p) and GF(2<sup>n</sup>)</b> .....	829
<i>Xiao-Hui Yang, Fan Qin, Zi-Bin Dai, Yong-Fu Zhang</i>	
<b>Design and Optimization on Reconfigurable Butterfly Core for a Real-Time FFT Processor</b> .....	833
<i>Zhizhe Liu, Shunan Zhong, Yueyang Chen, Weinan Chu</i>	
<b>Design of Low-Power Complementary Pass-Transistor and Ternary Adder Based on Multi-valued Switch-signal Theory</b> .....	837
<i>Xiaopang Zeng, Pengjun Wang</i>	
<b>A Look-Up-Table Based Differential Logic to Counteract DPA Attacks</b> .....	841
<i>Daheng Yue, Yan Sun, Minxuan Zhang, Shaoqing Li, Yutong Dai</i>	
<b>A Parallel Intra Prediction Architecture for H.264 Video Decoding</b> .....	845
<i>Xi Wang, Xiaoxin Cui, Dunshan Yu</i>	
<b>DM-SIMD: A New SIMD Predication Mechanism for Exploiting Superword Level Parallelism</b> .....	849
<i>Libo Huang, Li Shen, Sheng Ma, Nong Xiao, Zhiying Wang</i>	
<b>A 1Gsample/Sec Non-Recursive Sharpened Cascaded Integrator-Comb Filter with 70 dB Alias Rejection and 0.003 dB Droop in 0.18-<math>\mu</math>m CMOS</b> .....	853
<i>Xiong Liu, Alan N. Willson Jr</i>	
<b>Trade-offs in the Design of a Universal Sensor Interface Chip</b> .....	857
<i>Qi Jia, Xiujun Li, Gerard C. M. Meijer</i>	
<b>Design and Implementation of Configurable Extract Instructions Targeted at Stream Cipher Processing</b> .....	861
<i>Longmei Nan, Zibin Dai, Wei Li, Xueming Zhang, Zhongxiang Chang</i>	
<b>Single-Phase Adiabatic Flip-Flops and Sequential Circuits with Power-Gating Scheme</b> .....	865
<i>Haiyan Ni, Jianping Hu</i>	
<b>Design of Ternary Adiabatic T-operation Circuit Based on the Theory of Three Essential Circuit Elements</b> .....	869
<i>Kunpeng Li, Pengjun Wang</i>	
<b>Least Operation Traversal Method Applied in Optimization of Logic Circuits</b> .....	873
<i>Huihong Zhang, Pengjun Wang, Xingsheng Gu, Jing Dai</i>	
<b>High Performance and Low Latency Mapping for Neural Network into Network on Chip Architecture</b> .....	877
<i>Yiping Dong, Yang Wang, Zhen Lin, Takahiro Watanabe</i>	
<b>An Improved Edge-Adaptive Image Scaling Algorithm</b> .....	881
<i>Wen Jiang, Haifeng Xu, Gengsheng Chen, Wenqing Zhao, Wei Xu</i>	
<b>A Data-flow Graph Generation Algorithm for a Coarse-grained Reconfigurable Processor</b> .....	884
<i>Chao Yang, Shouyi Yin, Leibo Liu, Shaojun Wei</i>	
<b>Data Compression and the 8x8 Integer Transform</b> .....	888
<i>Min Zhu, Wen Jia, Leibo Liu, Shaojun Wei</i>	
<b>A Weighted Statistical Analysis of DPA Attack on an ASIC AES Implementation</b> .....	892
<i>Guoyu Qian, Ying Zhou, Yueying Xing, Yibo Fan, Yukiyasu Tsunoo, Satoshi Goto</i>	
<b>Efficient Hardware IP Control and Simulation with LabVIEW</b> .....	896
<i>Taewan Kim, Yunmo Chung</i>	

<b>A Novel Architecture of Vision Chip for Fast Traffic Lane Detection and FPGA Implementation</b> .....	899
<i>Yuan-Jin Li, Wancheng Zhang, Nan-Jian Wu</i>	
<b>CMOL Cell Assignment Based on Dynamic Interchange</b> .....	903
<i>Zhuifei Chu, Yinshui Xia, Lunyao Wang, Meiqun Hu</i>	
<b>A 2.4GHz Non-Contact Biosensor System for Continuous Vital-Signs Monitoring on a Single PCB</b> .....	907
<i>Ravi Ichapurapu, Suyash Jain, Mandar U Kakade, Donald Y. C. Lie, Ronald E. Banister</i>	
<b>A Technique of Data Streams Speculation for Heterogeneous MC-DSPs</b> .....	911
<i>Wang Dong, Chen Shuming</i>	
<b>Power Analysis Resistant AES Crypto Engine Design and FPGA Implementation for a Network Security Co-processor</b> .....	915
<i>Yingjie Ji, Liji Wu, Xiangmin Zhang, Xiangyu Li</i>	
<b>Blind Separation Algorithm for Microphone Array Based on Recursive Neural Network</b> .....	919
<i>Fan Jiajun, Fu Yuzhuo, Liu Ting</i>	
<b>Neural Signal Electronics Bridge Integrated Circuit</b> .....	923
<i>Liu Gao, Li Wenyuan, Wang Zhigong</i>	
<b>Design and Experimental Research on Shallow Water Volume Reverberation Signal Acquisition System</b> .....	926
<i>Yongwei Liu, Qi Li, Mengying Chen</i>	
<b>Architectural Integration of RSA Accelerator into MIPS Processor</b> .....	930
<i>Shiting Lu, Suiyu Zhang, Yulong Zhang, Jun Han, Xiaoyang Zeng</i>	
<b>Quality of Service Routing Algorithm in the Torusbased Network on Chip</b> .....	934
<i>Kun Wang, Changshan Wang, Huaxi Gu</i>	
<b>A Switched Hall IC for Automotive Electronic Applications</b> .....	937
<i>Dongfang Cheng, Zhifei Yi, Weiyong Wang, Xiaohui Li</i>	
<b>Design of On-chip Image Processing Based on APB Bus with CMOS Image Sensor</b> .....	941
<i>Ge Zhiwei, Yao Siying, Xu Jiangtao</i>	
<b>Automatic Parallelization Experiments on 16PE NOC Based MPSOC</b> .....	945
<i>G. Tian, O. Hammami</i>	
<b>Design and FPGA Implementation of JAVA CARD Coprocessor for EMV Compatible IC Bankcard</b> .....	949
<i>Di Wu, Liji Wu, Xiangmin Zhang</i>	
<b>A Low-Cost Custom HF RFID System for Hand Washing Compliance Monitoring</b> .....	953
<i>Suyash Jain, Shashank Mane, Jerry Lopez, Donald Y. C. Lie, Tim Dallas, Sharmila Dissanaik, Ronald E. Banister, John Griswold</i>	
<b>A Joint Mode Detection and Coarse Symbol Synchronization Scheme for DVB-H</b> .....	957
<i>Zewen Shi, Yulong Zhang, Yan Ying, Xiaoyang Zeng</i>	
<b>An UHF RFID Transponder for ISO 18000-6B</b> .....	961
<i>Xiaoxing Feng, Xin'An Wang, Xing Zhang, Binjie Ge, Jinpeng Shen, Shan Liu, Yongzhen Qi, Jinsi Zhong</i>	
<b>A New DOA Estimation Method for Uncorrelated and Coherent Sources Under Nonstationary Noise Fields</b> .....	965
<i>Yi-Duo Guo, Yong-Shun Zhang, Ning-Ning Tong</i>	
<b>A Novel Programmable Ultra-Wideband Transmitter</b> .....	969
<i>Deng Honglin, Zhang Sheng, Quan Jinguo, Liu Meng-Meng, Lin Xiaokang</i>	
<b>An Multi-Rate LDPC Decoder Based on ASIP for DMB-TH</b> .....	973
<i>Xiaojun Zhang, Yinghong Tian, Jianming Cui, Yuyin Xu, Zongsheng Lai</i>	
<b>Design and Implementation of a Security-Enhanced Baseband System for UHF RFID Tag</b> .....	977
<i>Qi Yongzhen, Wang Xin'An, Feng Xiaoxing, Gu Weiqing</i>	
<b>Low-Complexity Architecture of RS Decoder for CMMB System</b> .....	981
<i>Kun Guo, Yong Hei, Shushan Qiao</i>	
<b>A Cost Efficient LDPC Decoder for DVB-S2</b> .....	985
<i>Yan Ying, Dan Bo, Shuangqu Huang, Bo Xiang, Yun Chen, Xiaoyang Zeng</i>	
<b>High-reliable Multi-level Phase Change Memory with Bipolar Selectors</b> .....	989
<i>Le Xu, Yufeng Xie, Yinyin Lin</i>	
<b>A Pure Logic CMOS Based Low Power Non-Volatile Random Access Memory for RFID Application</b> .....	993
<i>Yaru Yan, Dong Wu, Huijuan Liu, Liyang Pan, Jun Xu</i>	
<b>Flow Field Plate of Micro Fuel Cell Fabrication in UV-nanoimprint Lithography</b> .....	997
<i>Si Weihua, Dong Xiaowen, Gu Wenqi, Liu Zewen</i>	
<b>Thermal Stress Analysis of The Microtoroid Under CO<sub>2</sub> Laser</b> .....	1001
<i>Guoqing Jiang, Shubin Yan, Yingzhan Yan, Jijun Xiong</i>	
<b>Improved Thermal Stability of Power SiGe Heterojunction Bipolar Transistor with Novel Emitter Structure</b> .....	1005
<i>Ning Hu, Wan-Rong Zhang, Liang Chen, Lu Huang, Yi-Wen Huang</i>	
<b>Investigation into Trap-assisted Tunneling Drain Leakage Current in NMOSFETs</b> .....	1009
<i>Xing Dezhi, Liu Hongxia, Li Kaicheng</i>	
<b>An Experimental Extracted Model for Latchup Analysis in CMOS Process</b> .....	1013
<i>Ye Li, Xiaohan Gong, Weiwei Xu, Zhiliang Hong, Dirk Killat</i>	
<b>A Novel MTJ-based Register</b> .....	1017
<i>Yanfeng Jiang, Xiaobo Zhang, Jiabin Ju</i>	
<b>Effect of Refractive Index of Dielectric on Transmission Properties for Metal/Dielectric/Metal Photonic Crystal</b> .....	1021
<i>Gongli Xiao, Yiping Huang, Zongming Bao</i>	
<b>The Gate-Bias Influence for ESD Characteristic of NMOS</b> .....	1025
<i>Juan Liu, Hang Fan, Jianguo Li, Lingli Jiang, Bo Zhang</i>	
<b>The Size Optimize of DCVSPG Logic</b> .....	1029
<i>Yuanbin Xie, Weitao Pan, Peijun Ma, Yue Hao</i>	

## SESSION P2 POSTER SESSION (II)

<b>Development and Production of ZCS Soft Switching Converter-based Gate Driver IC</b> .....	1033
<i>Jun Jiang, Xian Wu, Bo Hu, Jianjun Liao, Lu Zhao</i>	
<b>A High Efficiency Filter-less Class-D Audio Power Amplifier</b> .....	1037
<i>Yu-Jei Lin, Wan-Rone Liou, Mei-Ling Yeh</i>	
<b>A Synchronous Boost Regulator with PWM/PFM Mode Operation</b> .....	1041
<i>Wan-Rone Liou, Ping-Hsing Chen, Jiun-Chang Tzeng</i>	
<b>A Low Spur Charge Pump in 0.35<math>\mu</math>m SiGe Process for PLL</b> .....	1045
<i>Song Ye, Lingling Wu, Yang Yu, Xuan Wu, Shuailin Zhou, Shoulong Tang</i>	
<b>A Sub-1V 115nA 0.35<math>\mu</math>m CMOS Voltage Reference for Ultra Low-Power Applications</b> .....	1049
<i>Haifeng Ma, Feng Zhou</i>	
<b>2.4 GHz Doherty Power Amplifier with On-chip Active Balun Design</b> .....	1053
<i>Mei-Guang Li, Qi-Rong Wu, Rui-Ying Shi</i>	
<b>Digital Static Calibration Technology Used for 16-bit DAC</b> .....	1056
<i>Zhu Dongmei, Fu Dongbing, Shi Jiangang, Li Kaicheng</i>	
<b>A Novel 0.72-6.2GHz Continuously-Tunable <math>\Delta\Sigma</math> Fractional-N Frequency Synthesizer</b> .....	1060
<i>Wenfeng Lou, Xiaozhou Yan, Zhiqing Geng, Nanjian Wu</i>	
<b>A Low Dropout Regulator with Over Current Reminder Circuits</b> .....	1064
<i>Yong-Sheng Wang, Rui-Xuan Li, Ming-Yan Yu, Feng-Chang Lai</i>	
<b>A Sample/Hold Circuit for 80MSPS 14-bit A/D Converter</b> .....	1068
<i>Xiao Kunguang, Wang Yuxing, Xu Minyuan, Zhu Chan</i>	
<b>Single-Inductor Dual-Output Converter with Dynamic Power Distribution</b> .....	1072
<i>Yueming Sun, Xiaobo Wu, Menglian Zhao</i>	
<b>CCCII and CCI based Universal Current-mode Filter with Tunable Frequency</b> .....	1076
<i>Jinguang Jiang, Jing Zhao, Wei Ma, Jingnan Liu</i>	
<b>A Simple Parameter Extraction Method for On-Chip Inductors</b> .....	1080
<i>Xiaoming Lu, Jingtian Xi, Na Yan, Hao Min</i>	
<b>A Novel Building Block: Universal Current Conveyor</b> .....	1084
<i>Zhang Qiuqing, Wang Chunhua, Leng Yang</i>	
<b>A Low Power Self-Sampling IF FSK Receiver</b> .....	1088
<i>Yang Xu, Baoyong Chi, Zhihua Wang</i>	
<b>A Nonlinear Phase Frequency Detector for Fast-Lock Phase-Locked Loops</b> .....	1092
<i>Jinbao Lan, Fengchang Lai, Zhiqiang Gao, Hua Ma, Jianwei Zhang</i>	
<b>A Parallel-Amplification Parallel-Summation Logarithmic Amplifier for UHF RFID Reader</b> .....	1096
<i>Yong Zhang, Lei Chen, Xiao-Jun Zhang, Zong-Sheng Lai</i>	
<b>Design of Parallel Backlight LED Driver IC</b> .....	1100
<i>Jae-Hyung Lee, Li-Yan Jin, Long-Zhen Li, Pan-Bong Ha, Young-Hee Kim</i>	
<b>Design of Compensation Circuits for Quasi-Resonant PWM Controllers</b> .....	1104
<i>Zhao Ye, Zhou Yumei, Duan Liye</i>	
<b>A Constant-Gain Time-Amplifier with Digital Self-Calibration</b> .....	1108
<i>Baoli Tong, Wei Yan, Xiaofang Zhou</i>	
<b>A 2.4-GHz Low-IF Front-end Receiver in 0.18-<math>\mu</math>m CMOS for IEEE 802.15.4 WPAN Applications</b> .....	1112
<i>Bao-Lin Wei, Yu-Jie Dai, Xiao-Xing Zhang, Ying-Jie Lu</i>	
<b>An Ultra Low Power Sigma-Delta Modulator for Hearing Aid with Double-Sampling</b> .....	1116
<i>Da Qi, Yuan-Wen Li, Long-Cheng, Jun Xu, Fan Ye, Jun-Yan Ren</i>	
<b>A 760mV CMOS Voltage Reference with Mobility and Subthreshold Slope Compensation</b> .....	1120
<i>Yongjia Li, Xiaojuan Xia, Weifeng Sun, Shengli Lu</i>	
<b>Process-Insensitive General Purpose Rail-to-Rail Operational Amplifier Using Unity-Size Transistors</b> .....	1124
<i>Shengqi Yang, Fuding Ge</i>	
<b>Design of a 2.5Gbps Clock-Data Recovery Circuit in 0.18<math>\mu</math>m Standard CMOS Process</b> .....	1128
<i>Chen Yueyang, Zhong Shun'An, Dang Hua</i>	
<b>A Novel Fast-Settling ADPLL Architecture with Frequency Tuning Word Presetting and Calibration</b> .....	1132
<i>Weicheng Zhang, Xuan Dai, Jing Jin, Jianjun Zhou</i>	
<b>Design of Novel Bootstrap Driver Used in High Power BUCK Converter</b> .....	1136
<i>Zekun Zhou, Xing Ming, Bo Zhang, Zhaoji Li</i>	
<b>Design of a Noise-canceling Differential CMOS LNA for 3.1-10.6 GHz UWB Receivers</b> .....	1140
<i>Jinhua Liu, Guican Chen, Ruizhi Zhang</i>	
<b>True Single-Phase Energy Recovery Flip-Flop for Low-Power Application</b> .....	1144
<i>Leisheng Gao, Yumei Zhou, Hainan Liu</i>	
<b>A 200MHz Low-Power Direct Digital Frequency Synthesizer Based on Mixed Structure of Angle Rotation</b> .....	1148
<i>Wan Shuqin, Huang Yiding, Zhang Kaihong, Yu Zongguang</i>	
<b>0.5 V 1.3 GHz Voltage Controlled Ring Oscillator</b> .....	1151
<i>Tianwang Li, Bo Ye, Jinguang Jiang</i>	
<b>A Zero-ESR Stable Adaptively Biased Low-dropout Regulator in Standard CMOS Technology</b> .....	1155
<i>Min Tan</i>	
<b>Design of 16-bit 400MSPS Current Steering D/A Converter</b> .....	1159
<i>Fu Dongbing, Zhu Dongmei, Zhou Shutao, Li Kaicheng</i>	
<b>Practical Tuning of an OTA-C Bandpass Biquad Via Recurrent Geometric Programming</b> .....	1163
<i>Roungsan Chaisricharoen, Boonruk Chipipop</i>	

<b>Stochastic Inductance Model of OTA-based Inductor</b> .....	1167
<i>Rawid Banchuin, Rougsan Chairsrichatorn, Boonruk Chipipop</i>	
<b>Design of Common Gate UWB LNA in CMOS</b> .....	1171
<i>Li Cai, Zhongqian Fu, Lu Huang</i>	
<b>Battery-less Piezoceramics Mode Energy Harvesting for Automobile TPMS</b> .....	1175
<i>Liji Wu, Yixiang Wang, Chen Jia, Chun Zhang</i>	
<b>Novel Method of Analog Circuit Schematic Synthesis</b> .....	1179
<i>Yuping Wu</i>	
<b>A Jitter Measurement Circuit Based On Dual Resolution Vernier Oscillator</b> .....	1183
<i>Wei Tang, Jianhua Feng, Chunglen Lee</i>	
<b>Multi-classifier Fusion Approach Based on Data Clustering for Analog Circuits Fault Diagnosis</b> .....	1187
<i>Guoming Song, Houjun Wang, Hong Liu, Shuyan Jiang</i>	
<b>Hierarchical SoC Testing Scheduling Based on the Ant Colony Algorithm</b> .....	1191
<i>Xiaole Cui, Wei Cheng, Xiaoye Wang, Liang Yin, Yachun Sun, Yan Zhou</i>	
<b>Novel TSC CMOS Circuit</b> .....	1195
<i>Jeong Beom Kim</i>	
<b>Full Coverage Location of Logic Resource Faults in A SOC Co-Verification Technology Based FPGA Functional Test Environment</b> .....	1198
<i>Y. B. Liao, P. Li, A. W. Ruan, W. Li, W. C. Li</i>	
<b>Power Noise Analysis Acceleration Technique by Linear Programming</b> .....	1202
<i>Goro Suzuki, Takeshi Gomakubo</i>	
<b>Effectiveness Analysis of Low Power Technique of Dynamic Logic Under Temperature and Process Variations</b> .....	1206
<i>Jinhui Wang, Wuchen Wu, Na Gong, Wang Zhang, Ligang Hou</i>	
<b>Variation RLC Model of Interconnect Based on Weibull Distribution</b> .....	1210
<i>Li Jianwei, Yang Yintang, Dong Gang, Wang Zeng</i>	
<b>Surface-Potential-Based Analysis of Bias-Dependent Series Resistance in LDD MOSFET</b> .....	1214
<i>Lei Chen, Ling-Ling Sun, Jun Liu</i>	
<b>DCCB and SCC Based Fast Circuit Partition Algorithm For Parallel SPICE Simulation</b> .....	1217
<i>Xiaowei Zhou, Yu Wang, Huazhong Yang</i>	
<b>An Improved Resource Allocation Algorithm for Testability</b> .....	1221
<i>Sun Qiang</i>	
<b>Architecture of SystemC Based Emulator for ReMAP</b> .....	1225
<i>Lai Wei, Peng Dai, Xin'An Wang, Yanliang Liu</i>	
<b>The Verification of the Substrate Mathematics Model and Optimization of the Substrate Noise Canceling Technique in Mixed Signal ICs</b> .....	1230
<i>Dongfang Cheng, Wenrong Yang, Jiongming Wang</i>	
<b>Multi-Voltage and Level-Shifter Assignment Driven Floorplanning</b> .....	1234
<i>Bei Yu, Sheqin Dong, Satoshi Goto</i>	
<b>A New Electrothermally-Aware Methodology for Full-Chip Temperature Optimization</b> .....	1238
<i>Gang Dong, Peng Leng, Changchun Chai, Yintang Yang</i>	
<b>Design of SoC Verification Platform Based on VMM Methodology</b> .....	1242
<i>Lu Kong, Wu-Chen Wu, Yong He, Ming He, Zhong-Hua Zhou</i>	
<b>Transistor Permutation for Better Transistor Chaining</b> .....	1246
<i>Xun Chen, Jianwen Zhu</i>	
<b>Convex-cost Flow Based Redundant-Via Insertion with Density-Balance Consideration</b> .....	1250
<i>Wei Guo, Song Chen, Mei-Fang Chiang, Jian-Wei Shen, Takeshi Yoshimura</i>	
<b>Design and Implementation of MCU Chip for Automobile TPMS</b> .....	1254
<i>Bin Xiao, Liji Wu, Chen Jia, Chun Zhang</i>	
<b>Formal Verification of Mixed-signal Circuits Using Extended PSL</b> .....	1258
<i>Meng Zhang, Deyuan Gao, Xiaoya Fan</i>	
<b>Pin Assignment for Wire Length Minimization After Floorplanning Phase</b> .....	1264
<i>Xu He, Sheqin Dong</i>	
<b>Congestion-driven Floorplanning Based on Two-stage Optimization</b> .....	1268
<i>Fubing Mao, Yuchun Ma, Ning Xu, Shenghua Liu, Yu Wang, Xianlong Hong</i>	
<b>Template-based Compilation for Coarse-grained Reconfigurable Processor</b> .....	1272
<i>Shouyi Yin, Chongyong Yin, Leibo Liu, Shaojun Wei</i>	
<b>Formal Verification of Full-Wave Rectifier: A Case Study</b> .....	1276
<i>Kusum Lata, H S Jamadagni</i>	
<b>SystemVerilog-based Verification Environment Using SystemC Custom Hierarchical Channel</b> .....	1280
<i>Myoung-Keun You, Gi-Yong Song</i>	
<b>Asynchronous Dual-Mode Buck Converter Design with Protection Circuits in 0.13<math>\mu</math>m CMOS Process for Battery Applications</b> .....	1284
<i>Jefferson A. Hora, Jiun-Chang Zeng, Wan-Rone Liou</i>	
<b>An Introduction to Assertion-Based Verification</b> .....	1288
<i>Yunfeng Tao</i>	
<b>Author Index</b>	