

2009 IEEE International Integrated Reliability Workshop Final Report

(IRW 2009)

**South Lake Tahoe, California, USA
18-22 October 2009**



**IEEE Catalog Number: CFP09IRW-PRT
ISBN: 978-1-4244-3920-1**

contents

PLATFORM TECHNICAL PRESENTATIONS

Reliability

Investigation of SILC via energy resolved spin dependent tunneling spectroscopy <i>J.T. Ryan, P.M. Lenahan, A.T. Krishnan, and S. Krishnan</i>	1
New failure mechanism during high temperature storage testing and its application on SIV risk evaluation <i>O. Aubel, W. Yao, M.A. Meyer, H.J. Engelmann, J. Poppe, F. Feustel, and C. Witt</i>	5

Memory

Electric field dependent switching and degradation of resistance random access memory <i>K. Hosotani, S.-G. Park, and Y. Nishi</i>	11
Threshold voltage (V_t) instability in high bit-count-per-cell floating-gate non-volatile memories <i>G. Tao and J. Yang</i>	15
A fast WLR test for the evaluation of EEPROM endurance <i>A. Uhlemann, A. Aal, and H. Vogt</i>	20

NBTI-1

(Invited) Reassessing NBTI mechanisms by ultrafast charge pumping measurement <i>D.S. Ang, Z.Q. Teo, and C.M. Ng</i>	25
A study of NBTI by the statistical analysis of the properties of individual defects in pMOSFETS <i>H. Reisinger, T. Grasser, and C. Schlünder</i>	30
On the thermal activation of negative bias temperature instability <i>R.G. Southwick III, W.B. Knowlton, B. Kaczer, and T. Grasser</i>	36
What triggers NBTI? An “On The Fly” electron spin resonance approach <i>J.T. Ryan, P.M. Lenahan, T. Grasser, and H. Enichlmair</i>	42

Future Technology-1

(Invited) Interfacial engineering of InGaAs/high-k metal-oxide-semiconductor field effect transistors (MOSFETs) <i>A.M. Sonnet, R.V. Galatage, M.N. Jivani, M. Milojevic, R A. Chapman, C.L. Hinkle, R. M. Wallace and E.M. Vogel</i>	46
(Invited) Instabilities in oxide semiconductor transparent thin film transistors <i>J.F. Conley, Jr.</i>	50

Back-end Reliability

Cu interconnect immortality criterion based on electromigration void growth saturation <i>P. Lamontagne, L. Doyen, E. Petitprez, D. Ney, L. Arnaud, P. Waltz, and Y. Wouters</i>	56
Comprehensive characterization of BEOL-TDDB performance using very fast voltage ramp dielectric breakdown tests <i>O. Aubel, F. Feustel, T. Hoffmann, M. Majer, and K. Yiang</i>	60

Transistor

Application of fast wafer-level reliability PBTI tests for screening of high-k / metal gate process splits <i>G. Krause, R. Geilenkeuser, M. Trentzsch, F. Graetsch, and L. Herrmann</i>	66
Impact of instrumental current scatter on fast Bias Temperature Instability testing <i>A. Kerber, K. Zhao, B.P. Linder, and E. Cartier</i>	70
A fast, simple wafer-level Hall-mobility measurement technique <i>L.C. Yu, K.P. Cheung, V. Tilak, G. Dunne, K. Matocha, J.P. Campbell, J.S. Suehle, and K. Sheng</i>	73
Comprehensive analysis of the degradation of a lateral DMOS due to hot carrier stress <i>E. Riedlberger, C. Jungemann, A. Spitzer, M. Stecher, and W. Gustin</i>	77
Simulation of statistical aspects of reliability in nano CMOS <i>M.F. Bukhori, A.R. Brown, S. Roy, and A. Asenov</i>	82
Bias stability of zinc-tin-oxide thin film transistors with Al ₂ O ₃ gate dielectrics <i>J. Triska, J.F. Conley, Jr., R. Presley, and J.F. Wager</i>	86

NBTI-2

A radically different model for NBTI in nitrided oxide MOSFETs <i>P.M. Lenahan</i>	90
Analytical solution of the switching trap model for negative bias temperature stress <i>B. Bindu, W. Goes, B. Kaczer, and T. Grasser</i>	93

Future Technology-2

Self-compensating the effect of defect generation for advanced CMOS substrates <i>A.E. Islam and M.A. Alam</i>	97
The critical role of the defect structural relaxation for interpretation of noise measurements in MOSFETs <i>D. Veksler, G. Bersuker, H. Park, C. Young, K. Y. Lim, W. Taylor, S. Lee, and H. Shin</i>	102

Back-end Reliability-2

Capacitance variation under electrical stress of SiOCH low-k dielectrics for the advanced 45nm technology node and beyond <i>M.Vilmay, D. Roy, S.Blonkowski, F. Volpi, and J-M. Chaix</i>	106
--	-----

POSTER PRESENTATIONS—REFEREED

The effect of Cu contamination on device reliability in DRAM <i>J.W. Pyun, M.S. Jung, H.W. Kim, N.H. Cha, S.J. Hwang, J.S. Kang, and B.S. So</i>	111
Gate oxide integrity by initial gate current <i>S. Park, S. Hwang, J. Kang, B. So, and D. Baek</i>	113
Methodology for 3-dimensional high-density capacitor reliability evaluation <i>G. Fiannaca, P. Gardes, L. Berneux, E. Bouyssou, and C. Anceau</i>	117
Stress voltage dependence HCI induced traps distribution in 60V LDNMOS <i>S.K. Samanta, N. Patel, K.N. ManjulaRani, and K. Jang</i>	120
Hot-carrier reliability study and simulation methodology development for 65nm technology <i>K.N. ManjulaRani, R.M. Mooraka, N. Patel, S. Samanta, G. Narasimhan, N. Lakshminarayanan, R. Kapre, and H. Puchner</i>	124
The use of Taguchi method for process design of experiment to resolve gate oxide integrity issue <i>T. Cahyadi, P.Y. Tan, M.T. Ng, T. Yeo, J.J. Boh, and B. Fun</i>	128
Effects of various applications on relative lifetime of processor cores <i>T. Gupta, C. Bertolini, O. Heron, N. Ventroux, T. Zimmer, and F. Marc</i>	132

The Helium Ion Microscope for interconnect material imaging <i>W. Thompson, S. Ogawa, L. Stern, L. Scipioni, and J. Notte</i>	136
Improvement on erase characteristics of SONOS flash memory by Bandgap Engineering of tunnel oxide <i>D.H. Li and B.-G. Park</i>	138
fWLR supported process development based on V- and J-ramp stress tests <i>A. Aal</i>	141
Correlation of electrical properties with interface structures of CVD oxide-based oxynitride tunnel dielectrics <i>Z. Liu, H. Ishigaki, S. Ito, T. Ide, M. Makabe, M. Wilde, K. Fukutani, M. Kimura, V.A. Miha, and H. Yoshikawa</i>	145
IMD stack thermal resistance effects on SiCr thin film resistor's current density performance <i>F. Downey</i>	148
The investigation of the electro-thermal characteristics of a GTO thyristor at turn off using Silvaco Atlas <i>J. Ciezki, G. Vineyard, T. Weatherford</i>	151
Effects of statistical thin-oxide thickness variations on the time-dependent dielectric breakdown (TDDB) parameters for wafer level reliability <i>A.A. Keshavarz and L.F. Dion</i>	155
TCAD analysis of self heating in AlGaN/GaN HEMTs under pulsed conditions <i>T. Weatherford, Y. Wang, and S. Tracey</i>	159
An improved fast Id-Vg measurement technology with expanded application range <i>C. Wang, L.C. Yu, J.P. Campbell, K.P. Cheung, Y. Xuan, P.D. Ye, J.S. Suehle, and D.W. Zhang</i>	163
NBTI performance enhancement with process integration of high current fluorine incorporation and O ₂ gas asher process in 45nm CMOS Technology <i>S. Mahesh, X. Bin, M.F. Karim, S. Yongliang, Li Yu, Zeng Xu, Hung Odd, and Cheng Weihua</i>	166
Effect of metal thickness variations on IC metal lifetime due to electromigration <i>A.A. Keshavarz and L.F. Dion</i>	170
 TUTORIAL ABSTRACTS	
DNA Self-Assembled Nanostructures for Device Applications <i>Bill Knowlton</i>	174
International fWLR Monitoring Guideline <i>Andreas Martin and Andreas Aal</i>	174
ESD Protection Design and Qualification Challenges <i>Charvaka Duvvury</i>	174
NBTI: Why Won't This Thing Go Away? <i>Jason P. Campbell</i>	174
BEOL Reliability Challenges and its Interaction with Process Integration <i>Oliver Aubel</i>	174
Three Dimensional Systems Integration - Concepts and Challenges <i>Alan Mathewson</i>	175
Reliability of Gate Dielectrics in MOSFETs: A Nanometer Scale Approach with Conductive Atomic Force Microscopy <i>Montserrat Nafria and Marc Porti</i>	175
Degradation and Reliability of Metal Gate / High-k CMOS Technologies <i>Andreas Kerber</i>	175

DISCUSSION GROUP (DG) SUMMARIES

DG: NBTI 176

DG: Metal Gate / High-k 177

DG: fast Wafer Level Reliability (fWLR) monitoring 178

DG: Product/Memory Reliability 181

BIOGRAPHIES

PICTURES