

2009 11th Electronics Packaging Technology Conference

(EPTC 2009)

**Singapore
9-11 December 2009**

Pages 1-511



IEEE Catalog Number: CFP09453-PRT
ISBN: 978-1-4244-5099-2

TABLE OF CONTENTS

SESSION A1: CU WIREBONDING

Developments in Fine Pitch Copper Wire Bonding Production	1
<i>Bob Chylak</i>	
An Improvement Method for the Reliability of Copper Metallization Process.....	7
<i>Po-Ying Chen, Po-Han Wu, Woei Jye Ong</i>	
Optimization of Ultrasound and Bond Force to Reduce Pad Stress in Thermosonic Cu Ball Bonding	10
<i>A. Shah, M. Mayer, Y. Zhou, J. Persic, J. T. Moon</i>	
Cu Wire Bonding with Cu BSOB for SiP & Stacked Die Application: Challenges & Solutions.....	16
<i>B. Senthil Kumar, Mohandass Sivakumar, Chua Choon Wee, Li Ming, Song Keng Yew</i>	
The Equivalent Diameter of Copper Wire and Gold Wire Based on the Sweep Stiffness Evaluation in Semiconductor Packaging.....	21
<i>Huang-Kuang Kung, Hung-Shyong Chen</i>	

SESSION A2: FLIP CHIP INTERCONNECTION

Improving Package Assembly Process Yield for Complex High Density Flip Chip Applications	27
<i>Vern Solberg, Vage Oganessian</i>	
High Density Indium Bumping Using Electrodeposition Enhanced by Megasonic Agitation.....	31
<i>Yingtao Tian, Changqing Liu, David Hutt, Bob Stevens, David Flynn, Marc P. Y. Desmulliez</i>	
Improving Reliability of Lateral Thermosonic Flip-chip Bonding with ACF	36
<i>Chang-Wan Ha, Kyung-Soo Kim</i>	
Warpage Improvement for Large Die Flip Chip Package	40
<i>Bingshou Xiong, Myung-June (Mj) Lee, Thomas Kao</i>	
Assembly of Large Dies Fine Pitch Cu/low-k FCBGA Package with Through Silicon Via (TSV) Interposer	44
<i>Leong Ching Wai, Xiaowu Zhang, T. C. Chai, Vempati Rao Srinivas, David Ho, D. Pinjala, E. P. P. Myo, M. C. Jong, Sharon Lim, Joe Ong, Serene Thew, Kelvin Chen, Varsala N. Shekar</i>	

SESSION A3 LEAD-FREE SOLDERS

Shock Resistant And Thermally Reliable Low Ag SAC Solders Doped With Mn Or Ce.....	49
<i>Weiping Liu, Ning-Cheng Lee, Adriana Porras, Min Ding, Anthony Gallagher, Austin Huang, Scott Chen, Jeffrey Changbing Lee</i>	
Experimental Studies of the Temperature Dependence of Mechanical Solder Material Properties Using Nanoindentation	64
<i>Wolfgang H. Müller, Holger Worrack</i>	
X-ray Computed Tomography on Miniaturized Solder Joints for Nano Packaging	70
<i>Martin Oppermann, Thomas Zerna, Klaus-Jürgen Wolter</i>	
Lead-Free Flux Technology and Influence on Cleaning.....	76
<i>Ning-Cheng Lee</i>	
BGA Lead-free C5 Solder System Improvement by Germanium addition to Sn3.5Ag and Sn-3.8Ag-0.7Cu Solder Alloy	82
<i>Eu Poh Leng, Wong Tzu Ling, Nowshad Amin, Ibrahim Ahmad, Tay Yee Han, Chin Wen Chiao, A. S. M. A. Hasee</i>	

SESSION A4: SIGNAL INTEGRITY AND POWER INTEGRITY I

Application of the Latency Insertion Method to Circuits with Blackbox Macromodel Representation	92
<i>José Schutt-Ainé, Dmitri Klokotov, Patrick Goh, Jilin Tan, Feras Al-Hawari, Ping Liu, Wenliang Dai</i>	
Method for System-Level Signal and Power Integrity Modeling of High-Speed Electronic Packages.....	96
<i>En-Xiao Liu, Xingchang Wei, Zaw Zaw Oo, Yao-Jiang Zhang, Wenzu Zhang, Er-Ping Li</i>	
Designing a High Speed System with Amplitude and Phase Noise Reduction Effects	102
<i>Ki-Jae Song, Jongmin Kim, Ki-Ryong Woo, Ilwon Park, Wansoo Nah, Young-Hee Song</i>	

Investigation to Effectiveness of Design Factors for FPGA Package PDN Networks	107
<i>Wai Ling Lee, Hoon Ngik Low, Hong Shi</i>	
An Optimization System with Parallel Processing for Reducing Electromagnetic Interference on Electronic Control Unit.....	113
<i>Yuji Okazaki, Takanori Uno, Hideki Asai</i>	

SESSION A5: THERMAL MODELING & CHARACTERIZATION

Direct Liquid Thermal Management of 3D Chip Stacks.....	119
<i>A. Bar-Cohen, K. J. L. Geisler, E. Rahim</i>	
Compact Thermal Modeling of Hot Spots in Advanced 3D-Stacked ICs	131
<i>C. Torregiani, H. Oprins, B. Vandeveld, E. Beyne, I. De Wolf</i>	
Thermal Modeling and Characterization of the Embedded Micro Wafer Level Package (EMWLP) at the Package- and System-Level	137
<i>Yen Yi Germaine Hoe, Tang Gongyue, Gaurav Sharma, Damaragunath Pinjala, Vempati Srinivasa Rao, Jong Ming Ching, Sharon Lim Pei Siang, Aditya Kumar, Ho Soon Wee, Zhang Xiaowu, V. Kripesh</i>	
Analysis and Modeling of Liquid Cooled Heat Sinks with Alternating Honeycomb Structure	146
<i>H. Y. Zhang, Y. C. Mui, Michael Tarin</i>	
Detection of Degradation in Die-Attach Materials by In-Situ Monitoring of Thermal Properties.....	153
<i>Olaf Wittler, Ali Mazloun Nejadari, Bernd Michel</i>	

SESSION B1: EMERGING MANUFACTURING PROCESSES

The Effect of Driving Waveforms on Droplet Formation in a Piezoelectric Inkjet Nozzle	158
<i>Pyungho Shin, Jaeyong Sung</i>	
Optimizing Manufacturing Process of Printed Electronics.....	163
<i>B. Salam, H. Y. Gan, B. K Lok, L. C. W. Albert</i>	
Fabrication Techniques for an Arrayed EIS Biosensor.....	168
<i>Meng Taing, Denis Sweatman</i>	
Spatially Selective Patterning of Zinc Oxide Precursor Solution by Inkjet Printing.....	174
<i>Yen Nan Liang, Boon Keng Lok, Xiao Hu</i>	
Design of a Fully-enclosed Disposable Bio-micro Fluidic Cartridge with Self-contained Reagents for Infectious Diseases Diagnostic Applications	180
<i>Ling Xie, Michelle Chew, C. S. Premachandran, Li Zhang, Siti R. M. Rafei, Hong Miao Ji, Ranjan Rajoo, Kum Cheong Tang, Yu Chen, Keng Hwa Teo, Kelly Suk Hiang Lau, Vincent T. K. Chow, Chew Kiat Heng, Kian Leong Ong, Rosemary Tan</i>	

SESSION B2: WAFER LEVEL PACKAGING

Development of Thin Film Dielectric Embedded 3D Stacked Package.....	185
<i>Soon Wee Ho, Nandar Su, Li Shiah Lim, Siong Chiew Ong, Wen Sheng Lee, Vempati Srinivasa Rao</i>	
Structure and Process Development of Wafer Level Embedded SiP (System in Package) for Mobile Applications.....	191
<i>Gi-Jo Jung, Byoung-Yool Jeon, In-Soo Kang</i>	
Low Temperature Dielectric Material for Embedded Micro Wafer Level Packaging	197
<i>Nandar Su, Vempati Srinivas Rao, Ho Soon Wee, Gaurav Sharma, Lim Ying Ying, Aditya Kumar, Pinjala Damaruganath</i>	
Challenges for Extra Large Embedded Wafer Level Ball Grid Array Development	202
<i>Jing-En Luan, Yonggang Jin, Kim-Yong Goh, Yiyi Ma, Guojun Hu, Yaohuang Huang, Xavier Baraton</i>	
Characterization of DAF tape for Embedded Micro Wafer Level Packaging.....	208
<i>Sharon Lim Pei-Siang, Gaurav Sharma, Aditya Kumar, Vempati Srinivasa Rao, Vincent Lee Wen Sheng</i>	

SESSION B3: PACKAGING PROCESS & RELIABILITY

Dynamic Visualizations of Flow and Meniscus for Quadrilateral Bump Arrangement in Capillary Underfill Process.....	215
<i>Seok Hwan Lee, Jaeyong Sung</i>	
Bonding Head Design for Thin Wafer	220
<i>Changwoo Lee, Jaehak Lee, Tae Ho Ha, Junyeob Song</i>	

Minimization of Tin Whisker Growth for Ultra-Low Tin Whisker Applications	225
<i>Rob Schetty, William Sepp</i>	
Robust Flexible High Performance UHF RFID Tag Antenna	235
<i>Yasar Amin, Julius Hållstedt, Satu Prokkola, Hannu Tenhunen, Li-Rong Zheng</i>	
A New Package for Textile Integrated RFID Tags	240
<i>René Vieroth, Christine Kallmayer, Rolf Aschenbrenner, Herbert Reichl</i>	

SESSION B4: STRUCTURAL INTEGRITY

Development of High Speed Board Level Bend Tester for Drop Impact Applications	244
<i>Shu Min Lim, Zhong Chen, Hun Shen Ng, Tong Yan Tee , Choong Peng Khoo, Vincent Chng, Fu Lin Liu, Kuo Tsing Tsai</i>	
Board Level Reliability of Mixed Solder Interconnects	249
<i>Anocha Sriyarunya, Jiraporn Tondtan, Witoon Kittidecha</i>	
The Effect of Leadframe Finishing Towards Package Delamination	254
<i>Lim Fong</i>	
Integrated Modelling for Simulation in the Electronics Manufacturing Domain	260
<i>Lina A. M. Huertas Quintero, Andrew A. West, Diana M. Segura Velandia, Paul P. Conway, D. C. Whalley</i>	
Diamond Bit Cutting for Processing High Topography Wafers	267
<i>R. Agarwal, N. Pham, R. Cotrin, A. Andrei, W. Ruythooren, F. Iker, P. Soussan</i>	

SESSION B5: LEAD-FREE SOLDER PROCESSES

Effect of Strain Rate and Temperature on Tensile Flow Behavior of SnAgCu Nanocomposite Solders	272
<i>B. S. S. Chandra Rao, K. Mohan Kumar, K. Y. Zeng, A. A. O. Tay, V. Kripesh</i>	
Electrodeposition of Sn-Ag-Cu Solder Alloy for Electronics Interconnection	278
<i>Yi Qin, Changqing Liu, G. D. Wilcox, Kun Zhao, Changhai Wang</i>	
Rate-Dependent Properties of Sn-Ag-Cu Based Lead Free Solder Joints	283
<i>Yong'An Su, Long Bin Tan, Vincent B. C. Tan, Tong Yan Tee</i>	
Effect of Ni-Coated Carbon Nanotubes on Interfacial Intermetallic Layer Growth	292
<i>Y. D. Han, H. Y. Jing, S. M. L. Nai, L. Y. Xu, C. M. Tan, J. Wei</i>	
Fracture Behavior of 96.5Sn3.0Ag0.5Cu Solder Joint under Mixed-Mode Tensile and Shear Loading Conditions	296
<i>Kok Ee Tan, John H. L. Pang</i>	

SESSION C1: SUBSTRATE/SILICON TECHNOLOGIES

Performance Characterization of Flexible Printed Supercapacitors	301
<i>Hiong Yap Gan, Cheng Hwee Chua, Soon Mei Chan, Boon Keng Lok</i>	
Evaluation of ENEPIG Substrate for Handheld Product Application	305
<i>Chee Weng Wayne Ng, Baterna Carlo Marbella, Liang Kng Ian Koh</i>	
2-Metal-Layer Interposer for High-Speed Devices	311
<i>Chong Chin Hui</i>	
Polysilicon Interconnections (FEOL): Fabrication and Characterization	317
<i>Ajay Agarwal, Ramana B Murthy, Vincent Lee, Gautham Viswanadam</i>	

SESSION C2: SOLDER JOINT RELIABILITY I

Effects of Fine Size Lead-Free Solder Ball on the Interfacial Reactions and Joint Reliability	321
<i>Yong-Sung Park, Yong-Min Kwon, Jeong-Tak Moon, Young-Woo Lee, Jae-Hong Lee, Kyung-Wook Paik</i>	
Cross-Interaction Effect in the Ni/Sn/Cu Solder Joints	325
<i>H. W. Tseng, S. J. Wang, C. Y. Liu</i>	
Effect of Intermetallic Stabilization on the Impact Resistance of Joints to BGA Packages	331
<i>Keith Sweatman, Shoichi Suenaga, M. Miyaoka, Takashi Nozu, Kazuhiro Nogita, Tetsuro Nishimura</i>	
Effect of Bonding and Aging Temperatures on Bond Strengths of Cu with 75Sn25In Solders	336
<i>W. A. Sasangka, C. L. Gan, C. V. Thompson, W. K. Choi, J. Wei</i>	

SESSION C3: MOLDING AND ENCAPSULATION

Effect of Postcure and Thermal Aging on Molding Compound Properties	342
<i>J. De Vreugd, A. Sánchez Monforte, K. M. B. Jansen, L. J. Ernst, C. Bohm, A. Kessler, H. Preu</i>	
Preparation and Properties of Epoxy Resin/Silicone Hybrids for Electronic Applications	348
<i>Seon Suk Lee, G. S. Song, D. W. Lee, H. N. Kim, K. H. Kang, Dai Soo Lee</i>	
Mold Process Development of C90 LowK and Ultra-Finepitch BGA for Robust Reliability Performance	352
<i>Ruzaini Ibrahim, Boon-Yew Low, Zi-Song Poh</i>	
How to Fabricate Specimens for Silicon-to-Molding Compound Interface Adhesion Measurements	357
<i>Gerd Schlottig, Heinz Pape, An Xiao, Bernhard Wunderle, Leo Ernst</i>	

SESSION C4: WIREBONDING TECHNOLOGIES I

Reliability of Cu Wire Bonding on Active Area for Automotive Applications	363
<i>Sven Thomas, Dexter Reynoso</i>	
Achieving High Workability in High-end Package by Controlling Microstructure of 4N Cu Wire.....	369
<i>S. H. Kim, J. W. Park, N. K. Kim, H. W. Park, J. T. Moon</i>	
Factors Affecting the Long Term Stability of Cu / Al Ball Bonds Subjected to Standard and Extended HTS.....	374
<i>Charles J. Vath III, M. Gunasekaran, Ramkumar Malliah</i>	
Research on Strength Descent of Wire Bonding in the Packing.....	381
<i>Zhang Dezheng, Bao Shengxiang, Ma Lili, Lv Dechun</i>	

SESSION C5: ELECTROMIGRATION

Shape Effect of Passivation Opening on the Electric Behavior in Flip-chip SnAg Solder Joints under Electromigration	384
<i>Hsin-Ying Peng, Chih Chen</i>	
Electrochemical Migration Study of Fine Pitch Lead Free Micro Bump Interconnect.....	389
<i>Da-Quan Yu, Tai Chong Chai, Meei Ling Thew, Yue Ying Ong</i>	
Evaluating the Effects of Electromigration by Using Adjustable Solder Joints of Concave Shape	395
<i>Johannes Jaeschke, Jessica Kleff, Wolfgang H. Müller, Nils F. Nissen, Herbert Reichl</i>	
Electromigration-induced Failures at Cu/Sn/Cu Flip-chip Joint Interfaces.....	401
<i>H. W. Tseng, C. T. Lu, Y. H. Hsiao, P. L. Liao, Y. C. Chuang, C. Y. Liu</i>	

SESSION D1: PACKAGING RELIABILITY I

Reliability Consequences of the Chip-Package Interactions	406
<i>W. D. Van Driel</i>	
Temporary Bonding for Chips In Wafer Processing	412
<i>Jean-Charles Souriau, Amandine Jouve, Nicolas Sillon</i>	
Dynamic Analysis of Structure of a Piezoelectric MEMS Micro-mirror Actuator: Effects of Chip Anisotropy and Residual Stress	416
<i>A. Matin, D. Akai, K. Ozaki, N. Kawazu, M. Hanebuchi, K. Sawada, M. Ishida</i>	
Investigation of Wall-slip Behavior in Lead-free Solder Pastes and Isotropic Conductive Adhesives	422
<i>R. Durairaj, Lam Wai Man, S. Ramesh, Lim Chia Wea, Eu Poh Leng, N. N. Ekere, S. Mallik, A. Seman</i>	

SESSION D2: THROUGH SILICON VIAS

3D Device Integration.....	427
<i>Charles E. Bauer, Herbert J. Neuhaus</i>	
TSV Interposer Fabrication for 3D IC Packaging.....	431
<i>Vempati Srinivasa Rao, Ho Soon Wee, Lee Wen Sheng Vincent, Li Hong Yu, Liao Ebin, Ranganathan Nagarajan, Chai Tai Chong, Xiaowu Zhang, Pinjala Damaruganath</i>	
Inspection of Through Silicon Vias (TSV) and Other Interconnections in IC Packages by Computed Tomography	438
<i>Holger Roth, Zhenhui He, Thomas Mayer</i>	

Bottom-up Filling of Through Silicon Via (TSV) with Parylene as Sidewall Protection Layer	442
<i>Min Miao, Yunhui Zhu, Ming Ji, Shenglin Ma, Xin Sun, Yufeng Jin</i>	

SESSION D3: 3D PACKAGING

Alignment and Overlay Characterization for 3D Integration and Advanced Packaging	447
<i>H. W. Van Zeijl, P. M. Sarro</i>	
Assembly and Reliability of Micro-bumped Chips with Through-silicon Vias (TSV) Interposer	452
<i>Yue Ying Ong, Tai Chong Chai, Daquan Yu, Meei Leng Thew, Eipa Myo, Leong Ching Wai, Ming Ching Jong, Vempati Srinivasa Rao, Nandar Su, Xiaowu Zhang, Pinjala Damaruganath</i>	
Lowest Cost of Ownership for Chip to Wafer Bonding with the Advanced Chip to Wafer Bonding Process Flow	459
<i>A. Sigl, T. Glinsner, C. Pichler, C. Scheiring, P. Kettner</i>	
Thin Die Stacking by Low Temperature In/ Au IMC Based Bonding Method	464
<i>Siong Chiew Ong, Won Kyoung Choi, C. S. Premachandran, Ebin Liao, Ling Xie</i>	

SESSION D4: WIREBONDING TECHNOLOGIES II

Fine Pitch Copper Wire Bonding – Why Now?	469
<i>Bernd K. Appelt, Andy Tseng, Yi-Shao Lai</i>	
Plasma Cleaning on Bond Pad Surfaces for Gold Wire Bonding	473
<i>Wu-Hu Li, Klaus Reingruber, Norbert Mais, Albert Acuesta, Christian Alde Yape</i>	
Ultra-Fine-Wire Applications and Challenges In 30um Process	479
<i>C. W. Tok, Chew Effie</i>	
2N Au Wire Bonding For Ultra Fine Pitch BGA	486
<i>Eu Poh Leng, C. C. Yong, Chin Teck Siong, Tsuriya Masahiro, Nick Vo, Lee Boon Seong, Zul-Kifli Mohd Faizal, Fadzli Sazilawati</i>	

SESSION D5: MATERIAL CHARACTERIZATION

Understanding Materials Compatibility Issues in Electronics Packaging	494
<i>M. Paulasto-Kröckel, T. Laurila, V. Vuorinen</i>	
Adsorbed Contamination on Ceramic Surfaces Stored in Industrial Ambient Conditions and its Effect on Epoxy Bleed.....	500
<i>O. Williams, C. Liu, D. P. Webb, P. Firth</i>	
Next Generation Materials for Thermal Interface and High Density Energy Storage Applications Via Liquid Phase Sintering	506
<i>J. Liu, P. Rottman, S. Dutta, P. Kumar, R. Raj, M. Renavikar, I. Dutta</i>	
TEM Interfacial Characteristics of Thermosonic Gold Wire Bonding on Aluminium Metallization	512
<i>H. Xu, C. Liu, V. V. Silberschmidt, Z. Chen, M. Sivakumar</i>	

SESSION E1: ELECTRICAL CHARACTERIZATION

Millimeter Wave Dielectric Characterization & Demonstration of High-Q Passives Using A Low Loss Thin Film Material	518
<i>Lim Ying Ying, Nandar Su, David Ho Soon Wee, Phyo Phyo Thaw, Orson Wang, Hijiri Kuriyama, Shun Yokotsuka, Kenichi Shirashi</i>	
EMI Reducing Solution by Modify EBG Structure for Stacked Packaging	524
<i>Feng-Cheng Chang, Kuan-Wen Cheng, Sung-Mao Wu</i>	
Development and Characterisation of High Electrical Performances TSV for 3D Applications	528
<i>D. Henry, S. Cheramy, J. Charbonnier, P. Chausse, M. Neyret, G. Garnier, C. Brunet-Manquat, S. Verrun, N. Sillon, L. Bonnot, A. Farcy, L. Cadix, M. Rousseau, E. Saugier</i>	
High Frequency Characterization of Through Silicon Via Structure	536
<i>Khoo Yee Mong, Chua Eng Kee, Lim Teck Guan, Liu Enxiao</i>	
Effect of Split Power/Ground Planes Using Stitching Capacitors on Radiated Emission	541
<i>Jang-Hoon Lee, Pil-Soo Lee, Tae-Heon Lee, Chang Gyun Kim, In-Chae Song, Jae-Kyung Wee</i>	
Study of Electromagnetic Interference Analysis and Solution for PoP Packaging	546
<i>Chin-Ting Kuo, Sung-Mao Wu</i>	

SESSION E2: INTERCONNECTION TECHNOLOGIES I

Gluing as an Alternative to Solder Flexible Batteries for its Use in System-in-a-package: Preliminary Results.....	550
<i>N. B. Palacios Aguilera, J. R. Mollinger, J. Bastemeijer, J. Zhou, P. J. French, A. Bossche</i>	
Experimental Methods in Monitoring Voids Formation During Flip Chip Underfill Cure Process	556
<i>Foong Chee Seng, Tee Swee Xian, Wong Tzu Ling</i>	
Intermetallics Formation and Evolution in Pure Indium Joint for Cryogenic Application	562
<i>X. Cheng, C. Liu, V. V. Silberschmidt</i>	
Amorphous Metallic Thin Films as Copper Diffusion Barrier for Advanced Interconnect Applications.....	567
<i>H. Yan, Y. Y. Tay, M. H. Liang, Z. Chen, C. M. Ng, J. S. Pan, H. Xu, C. Liu, V. V. Silberschmidt</i>	
Effect of Process Parameters on Pad Damage During Au and Cu Ball Bonding Processes	573
<i>I. Qin, A. Shah, C. Huynh, M. Meyer, M. Mayer, Y. Zhou</i>	
Novel Bumping Material for Stacking Silicon Chips.....	579
<i>Kwang-Seong Choi, Ki-Jun Sung, Byeong-Ok Lim, Hyun-Cheol Bae, Sunghae Jung, Jong Tae Moon, Yong Sung Eom</i>	

SESSION E3: MECHANICAL MODELING AND SIMULATION

Analysis of Interfacial Delamination in IC Packaging: Use Stress or Fracture Mechanics?	584
<i>Hu Guojun, Jing-En Luan, Xavier Baraton, Andrew A. O. Tay</i>	
Sub-modeling Technique for Thermo-Mechanical Simulation of Solder Microbumps Assembly in 3D Chip Stacking.....	591
<i>Chee Houe Khong, Aibin Yu, Xiaowu Zhang, V. Kripesh, D. Pinjala, Dim-Lee Kwong</i>	
Crack and Damage Evaluation in Low-k BEoL Structures Under CPI Aspects	596
<i>J. Auersperg, D. Vogel, M. U. Lehr, M. Grillberger, B. Michel</i>	
Numerical and Experimental Investigation of Board Level Reliability of TEFCBGA.....	600
<i>Y. Y. Ma, M. Lenzi, K. W. Loo, P. S. Ho, J. E. Luan, X. Baraton</i>	
Finite Element Simulation of Inkjet Printed Strain Gage on Polyimide Substrates Applied to Flexible Boards.....	607
<i>Edson R. Silva , W. C. Oliveira, L. O. Arruda, R. Bonadiman , J. Quintero, R. Mancosu , J. M. Silva Neto</i>	
Modelling Stress in Silicon with TSVs and its Effect on Mobility	612
<i>C. S. Selvanayagam, Xiaowu Zhang, R. Rajoo, D. Pinjala</i>	

SESSION E4: THERMAL SOLUTIONS

Feasibility Study of Nanofluid Cooling Techniques for Microelectronic Systems.....	619
<i>Hengyun Zhang, Andrew A. O. Tay, Zhengjun Xue</i>	
Microchannel Water Cooling for LTCC Based Microsystems	626
<i>Yang-Fei Zhang, Jia-Qi Chen, Shu-Lin Bai, Yu-Feng Jin, Min Miao, Jing Zhang</i>	
Performance Analysis of a Synthetic Jet-microchannel Hybrid Heat Sink for Electronic Cooling.....	630
<i>T. T. Chandratilleke, D. Jagannatha, R. Narayanaswamy</i>	
Molecular Dynamics Study of the Chiral Vector Influence on Thermal Conductivity of Carbon Nanotubes.....	636
<i>Tomasz Falat, Bartosz Platek, Jan Felba</i>	
Thermal Performance of PCM-Cooled Mobile Phone	640
<i>F. L. Tan, W. Shen, S. C. Fok</i>	
Thermal Resistance (Rth) Enhancement by Optimizing TO Package Thermal Contact	646
<i>Lee Teck Sim, Darakorn Sae Le</i>	

SESSION E5: DROP IMPACT RELIABILITY

Whole-field Board Strain and Displacement Characterization During Drop Impact Using a Single Camera DIC Technique	652
<i>Fabian Zhi De Lim, Long Bin Tan, Chenggen Quan, Tong Yan Tee</i>	
Drop Impact Life Model Development for FBGA Assembly with Lead-Free Solder Joint.....	656
<i>Faxing Che, Jing-En Luan, Kim Yong Goh, Xavier Baraton</i>	

Prediction of Drop Impact Reliability of BGA Solder Joints on FPC	663
<i>Jianlin Huang, Quayle Chen, Leon Xu, G. Q. Zhang</i>	
Study of Drop-performance Improved Lead-free Solder by PCB Pad Finish	668
<i>Y. W. Lee, J. H. Lee, J. T. Moon, Y. S. Park, K. W. Paik</i>	
Improvement of Drop Shock and TC Reliability for Large Die Wafer Level Packages in Mobile Application	673
<i>Jun-Kyu Lee, Yun-Mook Park, In-Soo Kang, Yong-Min Kwon, Kyung-Wook Paik</i>	
Tensile Properties and Drop/shock Reliability of Sn-Ag-Cu-In Based Solder Alloys	679
<i>A-Mi Yu, Jun-Ki Kim, Jong-Hyun Lee, Mok-Soon Kim</i>	

SESSION F1: SIGNAL INTEGRITY AND POWER INTEGRITY NII

Effect of Electromagnetic Band-gap Depredation by Plating Through Hold in Packaging Application	683
<i>Yung-Hsiang Chuang, Sung-Mao Wu</i>	
Analysis of Power/Ground Noise Effect on Performance Degradation of Analog-to-Digital Converter	687
<i>Woojin Ahn, Jongjoo Shim, Jeonghyeon Cho, Minchul Shin, Kyoungchoul Koo, Joungho Kim</i>	
Electromagnetic Interference Suppression and Simultaneous Switching Noise Mitigation in System on Package Using a Lowpass Filter Structure with Embedded Capacitor	692
<i>Lei Li, Yunfeng Wang, Lixi Wan, Xiaoli Liu, Rong Sun, Shuhui Yu</i>	
Decoupled Victim Model for the Analysis of Crosstalk Noise Between On-chip Coupled Interconnects	697
<i>Ajoy K. Palit, Shehzad Hasan, Walter Anheier</i>	
Modeling and Analysis of Coupling Between TSVs, Metal, and RDL Interconnects in TSV-based 3D IC with Silicon Interposer	702
<i>Kihyun Yoon, Gawon Kim, Woojin Lee, Taigon Song, Junho Lee, Hyungdong Lee, Kunwoo Park, Joungho Kim</i>	
Modeling and Analysis of Die-to-Die Vertical Coupling in 3-D IC	707
<i>Sangrok Lee, Gawon Kim, Jaemin Kim, Taigon Song, Junho Lee, Hyungdong Lee, Kunwoo Park, Joungho Kim</i>	

SESSION F2: INTERCONNECTION TECHNOLOGIES II

Modeling Solder Joint Fatigue in Combined Environmental Reliability Tests with Concurrent Vibration and Thermal Cycling	712
<i>Tilman Eckert, Wolfgang H. Müller, Nils F. Nissen, Herbert Reichl</i>	
Interface Reaction of Pb-free Sn-3.5Ag Solder with Ni-Sn-P Metallization	719
<i>Y. Yang, P. F. Teh, A. Sumboja, Z. Chen</i>	
The Effect of Ni,Ge Elements on Microstructure and Mechanical Properties of Sn-Ag-Cu Solders.....	725
<i>Masayoshi Shimoda, Noboru Hidaka, Mitsuo Yamashita, Kenichi Sakaue, Takeshi Ogawa</i>	
Damage Mechanics of Solder/IMC Interface Fracture in Pb-Free Solder Interconnects.....	731
<i>Lai Zheng Bo, Loh Wei Keat, Mohd Nasir Tamin</i>	
Adhesive Bonding of Polymeric Microfluidic Devices	737
<i>C. S. Goh, S. C. Tan, K. T. May, C. Z. Chan, S. H. Ng</i>	
Stacked Wire Interconnect Technology - Cu Wire on Au Bump Bonding Methodology	741
<i>Lim Swee San, Venkata Krishna, Cheong Choke Fei</i>	

SESSION F3: DIE ATTACH AND UNDERFILL

A Novel Approach to Die Attach: Magnetic Rollers with Substrate Thickness Detection Capability	746
<i>R. Vittal, R. Vemal</i>	
Wafer Backside CoatingTM of Electrically Conductive Die Attach Adhesives for Small IC Packaging.....	750
<i>Law Wai Ling, Eric Erfe, Aldrin Vaquilar, Lily Khor, K. C. Thong, Nicole Yong, Ng Peng Nam, Tony Winster, Xuan Hong, Jonathan Israel</i>	
Effect of Transfer Pressure on Die Attach Film Void Performance.....	754
<i>Yeqing Su, Denis Bai, Vitto Huang, Weimin Chen, Tee Swee Xian</i>	
Soft Solder Die Attach in Small Outline Discrete Packages for Both Reliability and Cost Breakthrough.....	758
<i>Mohd Syahril Amiruddin, C. E. Tan, P. Dhanapalan</i>	
Assembly Challenges for Low Modulus Die Attach Material for MEMS Devices	762
<i>Calvin Lo, Ong Kar Yoke, C. C. Yong, Lee Boon Seong</i>	
Influence of Plasma Cleaning on Silicon Die Back Adhesion Performance	768
<i>Yeqing Su, Xiao Wei, Cindy Hu, Y. W. Jiang, Poh Zi-Song</i>	

SESSION F4: TSV DESIGN AND CHARACTERIZATION

Mid-Process Through Silicon Vias Technology Using Tungsten Metallization: Process Optimazation and Electrical Results	772
<i>G. Parès, S. Minoret, J. F. Lugand, S. Huet, V. Lapras, R. Anciant, D. Henry, N. Sillon, B. Dunne</i>	
Effect of TSV Interposer on the Thermal Performance of FCBGA Package	778
<i>Yen Yi Germaine Hoe, Tang Gong Yue, Pinjala Damaruganath, Chai Tai Chong, John H. Lau, Zhang Xiaowu, Kripesh Vaidyanathan</i>	
Thin Wafer Handling and Processing- Results Achieved and Upcoming Tasks in the Field of 3D and TSV	787
<i>Paul Kettner, Jürgen Burggraf, Bioh Kim</i>	
Polymer Filling of Medium Density Through Silicon Via for 3D-Packaging	790
<i>P. Chausse, M. Bouchoucha, D. Henry, N. Sillon, L. L. Chapelon</i>	
3D Integration of Image Sensor SiP Using TSV Silicon Interposer	795
<i>M. Juergen Wolf, K. Zoschke, A. Klumpp, R. Wieland, M. Klein, L. Nebrich, A. Heinig, I. Limansyah, W. Weber, O. Ehrmann, H. Reichl</i>	
Prediction of Hotspots on 3D Packages Due to Joule Heating in Through Silicon Vias (TSV)	801
<i>S. P. Tan, X. W. Zhang, D. Pinjala</i>	

SESSION F5: RELIABILITY TEST TECHNIQUES

Non-Destructive Electrical Measurement of Interconnect Degradation in Early States by the Use of RF Signals	807
<i>Michael Krüger, Tilman Eckert, Nils F. Nissen, Herbert Reichl</i>	
Reliability Based Design Optimization for Fine Pitch Ball Grid Array: Modeling Construction and DOE Analysis	812
<i>Ke Xue, Jingshen Wu, Haibin Chen, Jingbo Gai, Angus Lam</i>	
Optimal Design of Passivation/UBM Openings for Reducing Current Crowding Effect Under Electromigration of Flip-chip Solder Joint	818
<i>Y. W. Chang, Chih Chen</i>	
Reliability Testing of TIM Materials with Thermal Transient Measurements	823
<i>Andras Vass-Varnai, Zoltan Sarkany, Marta Rencz</i>	
Ball Impact Response Based on Modeling Techniques	828
<i>Kazunori Shinohara, Qiang Yu, Masato Fujita, Hideaki Ishii, Hisao Ishikawa</i>	
Semiconductor Final Test Fixture Design with Microstructure Alloy Contacts Using Finite Element Analysis	834
<i>Z. Y. Lam, H. W. Koay, N. Amin</i>	

SESSION G1: PACKAGING RELIABILITY II

Reliability Evaluation of Fatigue Life for Solder Joints in Chip Components Considering Shape Dispersion	838
<i>Yuji Nishimura, Qiang Yu, Toshiaki Maruoka</i>	
Laser Grooving Characterization for Dicing Defects Reduction and its Challenges	846
<i>Koh Wen Shi, Lau Teck Beng, K. Y. Yow</i>	
Reliability Study of Low Cost Alternative Ag Bonding Wire with Various Bond Pad Materials	851
<i>Kyung-Ah Yoo, Chul Uhm, Tae-Jin Kwon, Jong-Soo Cho, Jeong-Tak Moo</i>	
Plastic Circuit Reliability and Design for Recycling	858
<i>David V. Thiel, Madhusudanrao Neeli, Sundra Raj</i>	
Investigation of Lead-free BGA Solder Joint Reliability Under 4-point Bending Using PWB Strain-Rate Analysis	863
<i>Fubin Song, Keith Newman, Chaoran Yang, S. W. Ricky Lee</i>	

SESSION G2: MATERIAL PROCESSES

Study of the Rheological Behaviours of Sn-Ag-Cu Solder Pastes and their Correlation with Printing Performance	869
<i>S. Mallik, J. Thiemea, R. Bauera, N. N. Ekere, A. Seman, R. Bhatti, R. Durairaj</i>	

Effect of Cooling Rate on Ag3Sn Formation in Sn-Ag Based Lead-Free Solder	875
<i>Hwa-Teng Lee , Yin-Fa Chen , Ting-Fu Hong, Ku-Ta Shih</i>	
Properties of Conductive Microstructures Containing Nano Sized Silver Particles	879
<i>Jan Felba, Karol Nitsch, Tomasz Piasecki, Sebastian Tesarski, Andrzej Moscicki, Andrzej Kinart, Detlef Bonfert</i>	
Development Of Negative Profile Of Dry Film Resist For Metal Lift Off Process.....	884
<i>Michelle Chew, Soon Wee Ho, Nandar Su, Ebin Liao, Vempati Srinivas Rao, C. S. Premachandran, Rakesh Kumar, Pinjala Damaruganath</i>	
Wafer Dicing Process Optimization and Characterization for C90 Low-k Wafer Technology	889
<i>Koh Wen Shi, K. Y. Yow, Khoo Rachel, Lo Calvin</i>	

SESSION G3: EMERGING DEVICE PACKAGING

Stretchable Electronic Systems: Realization and Applications.....	893
<i>Thomas Löher, Manuel Seckel, Rene Vieroth, Christian Dils, Christine Kallmayer, Andreas Ostmann, Rolf Aschenbrenner, Herbert Reichl</i>	
Inductors from Wafer-Level Package Process for High Performance RF Applications	899
<i>Badakere Guruprasad, Yaojian Lin, M. Pandi Chelvam, Seung Wook Yoon, Kai Liu, Robert C. Frye</i>	
Encapsulation Challenges for Wafer Level Packaging.....	903
<i>Eric Kuah, J. Y. Hao, J. P. Ding, Q. F. Li , W. L. Chan, S. C. Ho, H. M. Huang, Y. J. Jiang</i>	
Ultra Thinning of Wafer for Embedded Wafer Packaging.....	909
<i>Lee Wen Sheng Vincent, Navas Khan, Johnson Kek, H. S. Chua, Yoshihiro Tsutsumi, L. C. Yew, Ho Soon Wee, Myo Eipa, Srinivas Vempati, V. Kripesh, Venky Sundaram</i>	
3D eWLB (embedded wafer level BGA) Technology for 3D-Packaging/3D-SiP (Systems-in-Package) Applications.....	915
<i>Seung Wook Yoon, A. Bahr, X. Baraton, Pandi Chelvam Marimuthu, Flynn Carson</i>	

SESSION G4: LED AND OPTOELECTRONIC PACKAGING

Laser Micromachining of Polycrystalline Alumina and Aluminium Nitride to Enable Compact Optoelectronic Interconnects	920
<i>Owain Williams, Martin Williams, Changqing Liu, Patrick Webb, Paul Firth</i>	
Optimization of Flexible Substrate for Automotive LED Rear-Lamp	926
<i>Young-Woo Kim, Min-Sung Kim, Sung-Mo Park, Jae-Pil Kim, Sang-Bin Song, Nam Whang, Yeong-Seog Lim</i>	
Photonic System-in-Package Technologies Using Thin Glass Substrates	930
<i>Lars Brusberg, Henning Schröder, Michael Töpper, Herbert Reichl</i>	
Polymer Optical Waveguide Fabrication Using Laser Ablation.....	936
<i>Shefiu S. Zakariyah, Paul P. Conway, David A. Hutt, David R. Selviah, Kai Wang, Hadi Baghsiahi, Jeremy Rygate, Jonathan Calver, Witold Kandulski</i>	

SESSION G5: INTERFACE AND RELIABILITY

Analysis on Interfacial Failures of Ultra-fine Pitch Wire with Low Inter-metallic Coverage.....	942
<i>Ji-Won Shin, Min-Suk Song, Yong-Sung Park, Yong-Min Kwon, Jeong-Tak Moon, Jong-Soo Cho, Kyung-Ah Yoo, Kwan-Yoo Byun, Cheol-Ho Joh, Eun-Hye Do, Kyung-Wook Paik</i>	
Thin Films Interfacial Adhesion Characterization by Cross-Sectional Nanoindentation: Application to Pad Structures	947
<i>S. Gallois-Garreignot, F. Chave, J. P. Gonchond, B. Gautheron, V. Fiori, D. Nelias</i>	
Interfacial Reaction and Dissolution Behavior of Cu Substrate in Molten Sn-3.8Ag-0.7Cu-nano Mo Composite Solder	953
<i>M. M. Arafat, A. S. M. A. Hasee</i>	
A Numerical Study of 3D Interfacial Delamination in PQFP Packages.....	957
<i>Siow Ling Ho, Andrew A. O. Tay</i>	

SESSION P1: POSTER SESSION

Assessment of Thinned Si Wafer Warpage in 3D Stacked Wafers.....	964
<i>Youngrae Kim, Sung-Geun Kang, Eun-Kyung Kim</i>	

Analysis of Coupled Simultaneous Switching Noise Induced from Power Delivery Network in Adjacent Switching Circuit.....	968
<i>Jongmin Kim, Ki-Jae Song, Jongwoon Yoo, Wansoo Nah</i>	
Fabrication of Fully Embedded Board-level Optical Interconnects and Optoelectronic Printed Circuit Boards.....	973
<i>C. C. Chang, C. J. Chang, John H. Lau, Al Chang, Tom Tang, Steve Chiang, Maurice Lee, T. J. Tseng, Tan Chee Wei, Lim Li Shiah, Yap Guan Jie, Calvin Teo, Joey Chai</i>	
In-Depth Characterization of Die Attach Adhesive for Low-K Automotive Device Application.....	977
<i>Khoo Ly Hoon, Au Yin Kheng</i>	
Versatility and Flexibility from Low Outgassing Silicones	982
<i>Bill Riegler, Michelle Velderrain</i>	
Effect of Reflow Profile and Thermal Cycle Ageing on the Intermetallic Formation and Growth in Lead-free Soldering	986
<i>P. K. Bernasko, S. Mallik, N. N. Ekere, A. Seman, G. Takyia</i>	
A Study on the Thermal Deformation and the Mechanical Properties Due to Curing Process of the Encapsulation Resin	991
<i>HiroYuki Sato, Qiang Yu</i>	
Application of GR&R for Productivity Improvement.....	996
<i>S. M. Low, S. Y. Lee, W. K. Yong</i>	
Electro-mechanical Evaluation of Ag Trace Patterns by Ink-Jet Printing	1000
<i>J. A. Quintero, R. D. Mancosu, A. W. C. De Oliveira, D. C. Rolim, O. C. Da Silva, J. M. Silvaneto</i>	
Design of a Fully-enclosed Disposable Bio-micro Fluidic Cartridge with Self-contained Reagents for Infectious Diseases Diagnostic Applications	180
<i>Ling Xie, Michelle Chew, C. S. Premachandran, Li Zhang, Siti R. M. Rafei, Hong Miao Ji, Ranjan Rajoo, Et. Al</i>	
Optimization of Ultrasound and Bond Force to Reduce Pad Stress in Thermosonic Cu Ball Bonding	10
<i>Aashish Shah, Michael Mayer, Norman Y. Zhou, John Persic, Jeong-Tak Moon</i>	
Rate-dependent Properties of Sn-Ag-Cu Based Lead Free Solder Joints	283
<i>Yong An Su, Long Bin Tan, Beng Chye Vincent Tan, Tong Yan Tee</i>	
Microchannel Water Cooling for LTCC Based Microsystems	626
<i>Yang-Fei Zhang, Jia-Qi Chen, Shu-Lin Bai, Yufeng Jin, Min Miao, Jing Zhang</i>	
Effect of Intermetallic Stabilization on the Impact Resistance of Joints to BGA Packages	331
<i>Keith Sweatman, Shoichi Suenaga, M. Miyaoka, Takashi Nozu, *kazuhiko Nogita, *tetsuro Nishimura</i>	
Laser Grooving Characterization for Dicing Defects Reduction and its Challenges	846
<i>Wen Shi Koh, Teck Beng Lau, Kai Yun Yow</i>	
Effect of Bonding and Aging Temperature on Bond Strengths of Cu with 75Sn25In Solders.....	336
<i>Wardhana Aji Sasangka, Chee Lip Gan, Carl Thompson, Won Kyoung Choi, Jun Wei</i>	
Cu Wire Bonding with Cu BSOB for SiP & Stacked Die Applications: Challenges & Solutions	16
<i>B. Senthil Kumar, Mohandass Sivakumar, Choon Wee Chua, Ming Li, Keng Yew, James Song</i>	
Board Level Reliability of Mixed Solder Interconnects.....	249
<i>Anocha Sriyarunya, Jiraporn Tondtan, Witoon Kittidecha, Hasmani Tukiman</i>	
3D eWLB (Embedded Wafer Level BGA) Technology for 3D-Packaging/3D-SiP (Systems-in-package) Applications.....	915
<i>Seung Wook Yoon, A. Bahr, X. Baraton, Pandi Chelvam Marimuthu</i>	
Ultra Thinning of Wafer for Embedded Wafer Packaging.....	909
<i>Vincent Wen Sheng Lee, Navas Khan, Johnson Kek, H. S. Chua, Yoshihiro Tsutsumi, L. C. Yew, David Soon Wee Ho, Et. Al</i>	
Wafer Dicing Process Optimization and Characterization for C90 Low-k Wafer Technology	889
<i>Wen Shi Koh, Kai Yun Yow, Rachel Khoo, Calvin Lo</i>	
Author Index	