

2010 23rd International Conference on VLSI Design

**Bangalore, India
3-7 January 2010**



**IEEE Catalog Number: CFP10041-PRT
ISBN: 978-1-4244-5541-6**

2010 23rd International Conference on VLSI Design

VLSI Design 2010

Table of Contents

Message from General Chair.....	xi
Message from the Program Chairs.....	xiii
Conference Steering Committee.....	xv
Conference Committee.....	xvi
Reviewers: Track Chairs and Sub-committee Members.....	xix
Reviewers.....	xxii
Fellowship Recipients.....	xxv
Best Paper Awards.....	xxvi
VLSI Design Conference History.....	xxvii
Embedded Systems Design Conference History.....	xxviii
Invited Keynote Speakers.....	xxix
Keynote 1: Nanoelectronics Challenges for the 21st Century.....	xxx
Keynote 2: Deep Semimicron CMOS Technology- The Challenges for Semiconductor IDM.....	xxx
Keynote 3: DLP Technology: Extreme Versatility.....	xxxii
Keynote 4: Delivering 10x Design Improvements.....	xxxiv
Keynote 5: Future Research Directions in Electronic Design Automation.....	xxxv
Banquet Talk.....	xxxvii
Keynote 6: Future Analog Design and Upcoming Challenges in Nanometer CMOS.....	xxxix
Keynote 7: Dr. Yervant Zorian.....	xl

VLSI Design 2010

Output-Dependent Diagnostic Test Generation.....	3
<i>Irith Pomeranz and Sudhakar M. Reddy</i>	
A Unified Solution to Scan Test Volume, Time, and Power Minimization.....	9
<i>Zhen Chen, Sharad Seth, Dong Xiang, and Bhargab B. Bhattacharya</i>	

Bottleneck Identification Techniques Leading to Simplified Performance Models for Efficient Design Space Exploration in VLSI Memory Systems	15
<i>Gautam Hazari, Madhav P. Desai, and G. Srinivas</i>	
A Non Quasi-static Small Signal Model for Long Channel Symmetric DG MOSFET	21
<i>Sudipta Sarkar, Ananda S. Roy, and Santanu Mahapatra</i>	
Implementation of a Novel Phoneme Recognition System Using TMS320C6713 DSP	27
<i>J. Manikandan, B. Venkataramani, M. Bhaskar, K. Ashish, R. Raghul, and V. Mathangi</i>	
Hamming Distance Based Reordering and Columnwise Bit Stuffing with Difference Vector: A Better Scheme for Test Data Compression with Run Length Based Codes	33
<i>Usha S. Mehla, Kankar S. Dasgupta, and Nirranjan M. Devashrayee</i>	
Identifying Tests for Logic Fault Models Involving Subsets of Lines without Fault Enumeration	39
<i>Irith Pomeranz and Sudhakar M. Reddy</i>	
A Combined DOE-ILP Based Power and Read Stability Optimization in Nano-CMOS SRAM	45
<i>Garima Thakral, Saraju P. Mohanty, Dhruva Ghai, and Dhiraj K. Pradhan</i>	
Novel Vth Hopping Techniques for Aggressive Runtime Leakage Control	51
<i>Hao Xu, Wen-Ben Jone, and Ranga Vemuri</i>	
Voltage-Frequency Planning for Thermal-Aware, Low-Power Design of Regular 3-D NoCs	57
<i>Mohammad Arjomand and Hamid Sarbazi-Azad</i>	
A Graph-Based I/O Pad Pre-placement Technique for Use with Analytic FPGA Placement Methods	63
<i>Ming Xu and Gary Grewal</i>	
Synchronization of Concurrently-Implemented Fluidic Operations in Pin-Constrained Digital Microfluidic Biochips	69
<i>Yang Zhao, Ryan Sturmer, Krishnendu Chakrabarty, and Vamsee K. Pamula</i>	
Post Assembly Timing Closure for Multi Million Gate Chips	75
<i>Shashank Prasad, Dongzi Liu, Oleg Levitsky, Dave Noice, and Shailendra Srivastava</i>	
Synthesizability of 3 Party Formal Specifications-Does My Controller See Enough?	81
<i>Ansuman Banerjee</i>	
Channel Optimization for the Design of High Speed I/O links	87
<i>Rohan Mandrekar, Yaping Zhou, Sungjun Chun, Anand Haridass, Jinwoo Choi, Nanju Na, Daniel Dreps, Roger Weekly, and Paul Harvey</i>	
An Efficient Design of a Reversible Barrel Shifter	93
<i>Irina Hashmi and Hafiz Md. Hasan Babu</i>	
A P4VT (Power-Performance-Process-Parasitic-Voltage-Temperature) Aware Dual-VTh Nano-CMOS VCO	99
<i>Saraju P. Mohanty, Dhruva Ghai, and Elias Kougianos</i>	
A Unified Approach for IP Protection across Design Phases in a Packaged Chip	105
<i>Debasri Saha and Susmita Sur-Kolay</i>	

Identifying the Bottlenecks to the RF Performance of FinFETs	111
<i>Vaidyanathan Subramanian, Abdelkarim Mercha, Bertrand Parvais, Morin Dehan, Guido Groeseneken, Willy Sansen, and Stefaan Decoutere</i>	
A Novel Circuit to Optimize Access Time and Decoding Schemes in Memories	117
<i>Sanjeev Kumar Jain, Krishna Srivastva, and Sanjiv Kainth</i>	
Functional Refinement: A Generic Methodology for Managing ESL Abstractions	122
<i>Syed Saif Abrar and Aravinda Thimmapuram</i>	
Safe-ERfair – A priori Overload Handling in Fair Scheduled Embedded Systems	128
<i>Arnab Sarkar, Rahul Nanda, Sujoy Ghose, and P.P. Chakrabarti</i>	
Exploring Use of NoC for Reconfigurable Video Coding	134
<i>Alpesh Patel and Hemangee K. Kapoor</i>	
Coverage Management with Inline Assertions and Formal Test Points	140
<i>Aritra Hazra, Priyanka Ghosh, Pallab Dasgupta, and Partha Pratim Chakrabarti</i>	
Instruction Selection in ASIP Synthesis Using Functional Matching	146
<i>Nidhi Arora, Kiran Chandramohan, Nagaraju Pothineni, and Anshul Kumar</i>	
Optimized Stage Ratio of Tapered CMOS Inverters for Minimum Power and Mismatch Jitter Product	152
<i>Ramen Dutta, Tarun Kanti Bhattacharyya, Xiang Gao, and Eric A. M. Klumperink</i>	
Inexact Decision Circuits: An Application to Hamming Weight Threshold Voting	158
<i>Bharghava Rajaram, Abinesh Ramachandran, Suresh Purini, and Govindarajulu Regeti</i>	
Transition Inversion Based Low Power Data Coding Scheme for Buffered Data Transfer	164
<i>Abinesh Ramachandran, Bharghava Rajaram, Suresh Purini, and Govindarajulu Regeti</i>	
Modeling of RF- MEMS BAW Resonator	170
<i>Ambarish Roy, Bradley P. Barber, and Kanti Prasad</i>	
Accelerating Synchronous Sequential Circuits Using an Adaptive Clock	176
<i>Arijit Mondal, Partha Pratim Chakrabarti, and Pallab Dasgupta</i>	
23.97GHz CMOS Distributed Voltage Controlled Oscillators with Inverter Gain Cells and Frequency Tuning by Body Bias and MOS Varactors Concurrently	182
<i>Kalyan Bhattacharyya</i>	
Design Considerations for BEOL MIM Capacitor Modeling in RF CMOS Processes	188
<i>Shyam Parthasarathy, Balaji Swaminathan, Ananth Sundaram, and Robert A. Groves</i>	
RF SOI Switch FET Design and Modeling Tradeoffs for GSM Applications	194
<i>Shyam Parthasarathy, Amit Trivedi, Saurabh Sirohi, Robert Groves, Michael Olsen, Yogesh S Chauhan, Michael Carroll, Dan Kerr, Ali Tombak, and Phil Mason</i>	
Design of NoC for SoC with Multiple Use Cases Requiring Guaranteed Performance	200
<i>Glenn Leary and Karam S. Chatha</i>	
Design of Low-Cost High-Performance Floating-Point Fused Multiply-Add with Reduced Power	206
<i>Zichu Qi, Qi Guo, Ge Zhang, Xiangku Li, and Weiwu Hu</i>	
Modeling of High Frequency Noise in SOI MOSFETs	212
<i>Muthubalan Varadarajaperumal, Saurabh Sirohi, Sourabh Khandelwal, Ethirajan Tamilmani, and Vaidyanathan Subramanian</i>	

Analysis, Design and Simulation of Capacitive Load Balanced Rotary Oscillatory Array	218
<i>Vinayak Honkote and Baris Taskin</i>	
On Electrical Modeling of Imperfect Diffusion Patterning	224
<i>Tuck-Boon Chan and Puneet Gupta</i>	
A New Hetero-material Stepped Gate (HSG) SOI LDMOS for RF Power Amplifier Applications	230
<i>Radhakrishnan Sithanandam and Mamidala Jagadesh Kumar</i>	
Design of Reversible Latches Optimized for Quantum Cost, Delay and Garbage Outputs	235
<i>Himanshu Thapliyal and Nagarajan Ranganathan</i>	
An L-band Fractional-N Synthesizer with Noise-Less Active Capacitor Scaling	241
<i>Debapriya Sahu, Saravana Ganeshan, Ashish Lachhwani, Rittu Sachdev, and Chandrashekar BG</i>	
High Speed Serial Link Transmitter for 10Gig Ethernet Applications	246
<i>Navin K. Ramamoorthy, Jayabharath Reddy M, and Vishwanath Muniyappa</i>	
A 90mW/GFlop 3.4GHz Reconfigurable Fused/Continuous Multiply-Accumulator for Floating-Point and Integer Operands in 65nm	252
<i>Shailendra Jain, Vasantha Erraguntla, Sriram R. Vangal, Yatin Hoskote, Nitin Borkar, Tulasi Mandepudi, and Karthik VP</i>	
A Reconfigurable Architecture for Secure Multimedia Delivery	258
<i>Amit Pande and Joseph Zambreno</i>	
A Hardware Scheduler for Real Time Multiprocessor System on Chip	264
<i>Nikhil Gupta, Suman K. Mandal, Javier Malave, Ayan Mandal, and Rabi N. Mahapatra</i>	
Architectural Comparison of Analog and Digital Duty Cycle Corrector for High Speed I/O Link	270
<i>Leneesh Raghavan and Ting Wu</i>	
Impact of Temperature on Test Quality	276
<i>Lavanya Jagan, Camelia Hora, Bram Kruseman, Stefan Eichenberger, Ananta K. Majhi, and V. Kamakoti</i>	
A Methodology for Power Aware High-Level Synthesis of Co-processors from Software Algorithms	282
<i>Sumit Ahuja, Wei Zhang, Avinash Lakshminarayana, and Sandeep K. Shukla</i>	
Parametric Fault Diagnosis of Nonlinear Analog Circuits Using Polynomial Coefficients	288
<i>Suraj Sindia, Virendra Singh, and Vishwani D. Agrawal</i>	
An Improvised MOS Transistor Model Suitable for Geometric Program Based Analog Circuit Sizing in Sub-micron Technology	294
<i>Samiran DasGupta and Pradip Mandal</i>	
High Speed Clock and Data Recovery Circuit with Novel Jitter Reduction Technique	300
<i>Kunal Desai, Rajasekhar Nagulapalli, Vijay Krishna, Rajkumar Palwai, Pravin Kumar Venkatesan, and Vijay Khawshe</i>	

Pinpointing Cache Timing Attacks on AES	306
<i>Chester Rebeiro, Mainack Mondal, and Debdeep Mukhopadhyay</i>	
A 6 bit 800MHz TIADC Based on Successive Approximation in 65nm Standard CMOS Process	312
<i>Arunkumar Salimath, Chandrajit Debnath, Kallol Chatterjee, and Sushanta K Mandal</i>	
A Hierarchical Methodology for Word-Length Optimization of Signal Processing Systems	318
<i>Karthick Parashar, Romuald Rocher, Daniel Menard, and Olivier Sentieys</i>	
On-Chip Inductor-Less DC-DC Boost Converter with Non-overlapped Rotational-Interleaving Scheme	324
<i>Tamal Das and Pradip Mandal</i>	
4 GHz 130nm Low Voltage PLL Based on Self Biased Technique	330
<i>Biju Viswanathan, Vijay Viswam, Kulanthaivelu R, Joseph J. Vettickatt, Ramya Nair S.R, and Lekshmi S. Chandran</i>	
An Improved High Resolution CMOS Timing Generator Using Array of Digital Delay Lock Loops	335
<i>Balaji Srinivasan and Vinay Bhaskar Chandratre</i>	
Clocking-Based Coplanar Wire Crossing Scheme for QCA	339
<i>Rajeswari Devadoss, Kolin Paul, and M. Balakrishnan</i>	
Test Pattern Generation and Compaction for Crosstalk Induced Glitches and Delay Faults	345
<i>Shehzad Hasan, Ajoy K. Palit, and Walter Anheier</i>	
Synchronized Generation of Directed Tests Using Satisfiability Solving	351
<i>Xiaoke Qin, Mingsong Chen, and Prabhat Mishra</i>	
Leakage-Aware Energy Minimization Using Dynamic Voltage Scaling and Cache Reconfiguration in Real-Time Systems	357
<i>Weixun Wang and Prabhat Mishra</i>	
An Efficient Method for Bottom-Up Extraction of Analog Behavioral Model Parameters	363
<i>Srikanth Pam, Anirban Krishna Bhattacharya, and Siddhartha Mukhopadhyay</i>	
Analog Circuit Design Methodologies to Improve Negative-Bias Temperature Instability Degradation	369
<i>Amlan Ghosh, Rob Franklin, and Richard B. Brown</i>	
Rethinking Threshold Voltage Assignment in 3D Multicore Designs	375
<i>Koushik Chakraborty and Sanghamitra Roy</i>	
Towards Active-Passive Co-synthesis of Multi-gigaHertz Radio Frequency Circuits	381
<i>Ritochit Chakraborty, Arun V. Sathanur, and Vikram Jandhyala</i>	
Optical Lithography Simulation with Focus Variation using Wavelet Transform	387
<i>Rance Rodrigues and Sandip Kundu</i>	
On Minimization of Test Application Time for RAS	393
<i>Raghavendra Adiga, Gandhi Arpit, Virendra Singh, Kewal K Saluja, Hideo Fujiwara, and Adit D. Singh</i>	

Analyzing Energy-Delay Behavior in Room Temperature Single Electron Transistors	399
<i>Vinay Saripalli, Vijaykrishnan Narayanan, and Suman Datta</i>	
RTL Hardware IP Protection Using Key-Based Control and Data Flow Obfuscation	405
<i>Rajat Subhra Chakraborty and Swarup Bhunia</i>	
An Alternative approach to Buffer Insertion for Delay and Power Reduction in VLSI Interconnects	411
<i>Sandeep Saini, A. Mahesh Kumar, Sreehari Veeramachaneni, and M.B. Srinivas</i>	
Front-End Design Flows for Systems on Chip: An Embedded Tutorial	417
<i>Anshul Kumar and Preeti Ranjan Panda</i>	
Electrical Modeling of Lithographic Imperfections	423
<i>Tuck-Boon Chan, Rani S. Ghaida, and Puneet Gupta</i>	
The Dawn of 22nm Era: Design and CAD Challenges	429
<i>Ruchir Puri and David S. Kung</i>	
Robust System Design	434
<i>Subhasish Mitra</i>	
FinFET SRAM Design	440
<i>Rajiv Joshi, Keunwoo Kim , and Rouwaida Kanj</i>	
Processor Architecture Design Using 3D Integration Technology	446
<i>Yuan Xie</i>	
Digital Microfluidic Biochips: A Vision for Functional Diversity and More than Moore	452
<i>Krishnendu Chakrabarty</i>	
Video Coding Tools and Their Impact on Compression Engine Architecture	458
<i>Ajit Venkat Rao</i>	
Integrated Systems in the More-than-Moore Era: Designing Low-Cost Energy-Efficient Systems Using Heterogeneous Components	464
<i>Kaushik Roy, Byunghoo Jung, and Anand Raghuna Than</i>	

Author Index