

Pan Pacific Microelectronics Symposium and Tabletop Exhibition 2010

**Kauai, Hawaii, USA
26-28 January 2010**

ISBN: 978-1-61567-947-8

Printed from e-media with permission by:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571



Some format issues inherent in the e-media version may also appear in this print version.

Copyright© (2010) by Surface Mount Technology Association (SMTA)
All rights reserved.

Printed by Curran Associates, Inc. (2010)

For permission requests, please contact Surface Mount Technology Association (SMTA)
at the address below.

Surface Mount Technology Association (SMTA)
5200 Wilson Road
Suite 215
Edina, MN 55424

Phone: (952) 920-4682
Fax: (952) 926-1819

www.smta.org

Additional copies of this publication are available from:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: 845-758-0400
Fax: 845-758-2634
Email: curran@proceedings.com
Web: www.proceedings.com

TABLE OF CONTENTS

SESSION TP1: FAILURES IN MANUFACTURING

Electrostatic Discharge (ESD)-Sources of Electrostatic Charge in a Production Line (SMT)	1
<i>Hartmut Berndt</i>	
Mechanical Failures in Pb-Free Processing: Evaluating the Effect of Pad Crater Defects on Process Strain Limits for BGA Devices	8
<i>John McMahon, Brian Gray</i>	
Quality and Reliability Analysis of Lead Free PCBs in Simulated Production Conditions and Long Term Use	14
<i>Sammy Shina, Greg Morose, Richard Anderson, Helena Pasquito, Bob Farrell, Don Longworth, Wendi Boger, Ken Degan, Donald Abbott, David Pinsky, Karen Ebner, Amit Sarkhel, Michael Miller, Louis Feinstein, Deb Fragoza, Eric Ren, Charlie Bickford</i>	

SESSION TP2: ELECTROCHEMICAL FAILURE MECHANISMS

Corrosion Driven Whisker Growth in SAC305	21
<i>Keith Sweatman, Junya Masuda, Takashi Nozu, Masuo Koshi, Tetsuro Nishimura</i>	

SESSION TP3: INSPECTION AND FAILURE ANALYSIS

A Catalogue of Failure Mechanisms in Flip Chip Devices Detected Using Acoustic Micro Imaging	25
<i>Janet E. Semmens</i>	
Modern 2D/3D X-Ray Inspection - Emphasis on BGA, QFN, 3D Packages, and Counterfeit Components	31
<i>Evstatiin Krastev, David Bernard</i>	

SESSION WA1: SIP SOLUTIONS

Head Stack Assembly Percussion Swage Processing Morphologies for Hard Disk Drive Products	38
<i>Jeffry S. Bennin, Michael R. Tiller</i>	
New Packaging and Interconnect Technologies for Ultra Thin Chips	46
<i>Christine Kallmayer, Rolf Aschenbrenner, Julian Haberland, Herbert Reichl</i>	
Chip-last Interconnection to Thin Organic Packages with Advanced Dielectrics and Fine Pitch I/Os	52
<i>Rao R. Tummala, Venkatesh Sundaram, Nitesh Kumbhat, Nithya Sankaran</i>	
Advantages of a New Wafer Level Integration Concept Based on Direct Bonded Silicon on LTCC	58
<i>J. Müller, M. Fischer, H. Bartsch de Torres, B. Pawlowski, S. Barth</i>	
From the Single Chip to the Wafer Integration	64
<i>Gilles Poupon, Jean Charles Souriau, Hervé Boutry, Jean Brun, Nicolas Sillon</i>	

SESSION WA2: MANUFACTURING CHALLENGES

Molded Interconnect Devices-Progressive Approach for Mechatronic Products and Efficient Manufacturing Processes	71
<i>Christian Goth, Jörg Franke, Klaus Feldmann</i>	
Micron Level Placement Accuracy for High Aspect Ratio Die in Printing Products	78
<i>Zeger Bok, Daniel D. Evans Jr.</i>	
Important Considerations in Packaging: A Small Hall-Effect Sensor	84
<i>Ron Molnar, Jeff Wise</i>	
Capillary Underfill Physical Limitations for Future Packages	90
<i>Horatio Quinones, Tom Ratledge</i>	
High Brightness LED Assembly Using DPC Substrate and SuperMCPCB	94
<i>Nick Wang, Allen Hsu, Andy Lim, Jerry Tan, Charles Lin, Heinz Ru, Thompson Jiang, David Liao</i>	

SESSION WP1: PROCESS TECHNOLOGIES

High Thermal Mass, Very High Lead Count SMT Connector Rework Process: Process and Problem Resolution 99
Jim Bielick, Brian Chapman, Mitchell Ferrill, Michael Fisher, Phil Isaacs, Eddie Kobeda, Theron Lewis

High Speed Touch Screen Assembly Using Anisotropic Conductive Adhesives (ACAS) Vertical Ultrasonic Bonding Method 105
Kyung-Wook Paik, Seung-Ho Kim, Kiwon Lee

Lead-Free Flux Technology and Influence on Cleaning 109
Ning-Cheng Lee

SESSION WP2: OPTIMIZATION TECHNIQUES

DPBO-A New Control Chart for Electronics Assembly 116
Daryl L. Santos

Using Test Optimization to Improve Rework Effectiveness 121
Juan Coronado, Jorge Valle, Omar Garcia, Luis Manuel Zamora, Fernando Rodas, Mario Aguilar, Frederico Santos, Carlos Alberto Robles, Zhen (Jane) Feng, Dason Cheung, Murad Kurwa

How IT Can Enable Energy Optimization: A Case Study on Textile Factories 127
Eugenio Capra, Chiara Francalanci, Daniele Zagordi, Alex Zazzera

SESSION WP3: SUCCESS STRATEGIES

A Survey on IT Managers Green Awareness 133
Eugenio Capra, Alessandro Caleffi

On Improving Operations Scheduling in Electronics Manufacturing 139
Daryl L. Santos

Emerging Competitors in Emerging Markets: What Patent Applications Reveal 145
H. J. Neuhaus, R. A. Fillion, C. E. Bauer

SESSION THA1: TSV FOR 3D PACKAGING

Emerging Substrate Technologies for Packaging 151
Henry H. Utsunomiya

Quantitative Analyses of Interfacial Properties of Cu-Cu Bonds for TSV Integration 158
Bioh Kim, Thorsten Matthias, Markus Wimplinger, Paul Lindner, Eun-Jung Jang, Jae-Won Kim, Young-Bae Park

Cost Effective Cu-TSV Interconnects by EMC3D and Technical Challenges with Cu-TSV 161
Paul Siblingrud

Optimization of Copper Plating Parameters for Fast Filling of Through Silicon Vias (TSV) 162
Su Wang, S. W. Ricky Lee

Silicon Interposer for Heterogeneous Integration 171
M. Juergen Wolf, Kai Zoschke, Robert Weiland, Mathias Klein, Klaus-Dieter Lang, Herbert Reichl

KEYNOTE ADDRESS I

Nanotechnology Is Now Starting to Find Applications in Electronics 176
Alan Rae

KEYNOTE ADDRESS II

Solar Cells on Ultra-Thin Crystalline Silicon 181
Robert Mertens

Author Index