

2009 10th Annual Non-Volatile Memory Technology Symposium

(NVMTS 2009)

**Portland, Oregon, USA
25 – 28 October 2009**



**IEEE Catalog Number: CFP09NVM-PRT
ISBN: 978-1-4244-4953-8**

Table of Contents

Submitted Papers

Electrical Characterization and Modeling of Phase Change Memory Arrays.....	1
Andrea Chimenton	
Reliability Characterization of Phase Change Memory.....	7
Bob Gleixner, Fabio Pellizzer, Roberto Bez	
Contact Resistance of TiW to Phase Change Material in the Amorphous and Crystalline States.....	12
D. Roy, M.A.A. in 't Zandt, R.A.M. Wolters, C.E. Timmering, J.H. Klootwijk	
White spots on a characterization map for the phase-change memory (PCM) and threshold switches.....	16
Sergey Kostylev	
Satellite Test of Radiation Impact on Ramtron 512K FRAM.....	24
Todd C. MacLeod, W. Herb Sims, Kosta A. Varnavas, Rana Sayyah, Fat D. Ho	
Electrical Characterization of Resistive Memory in metal-Pr_{0.7}Ca_{0.3}MnO₃ interface: A Future Non-volatile Memory Device.....	28
N Das, Y. Y. Xue, Y. Q. Wang, C. W. Chu	
Impact of hydrogen on the electroforming of Pr_{0.7}Ca_{0.3}MnO₃ resistance-change memory devices.....	48
Mihir P. Tendulkar, John R. Jameson, Peter B. Griffin, James P. McVittie, Yoshio Nishi	
Measurement of Anisotropy in the Thermal Conductivity of Ge₂Sb₂Te₅ Films.....	52
Jaeho Lee, John P. Reifenberg, Zijian Li, Lewis Hom, Mehdi Asheghi, Sangbum Kim, H.-S. Philip Wong, Kenneth E. Goodson	
Reliability Issues of Using Barrier-Engineered (BE) Tunneling Dielectric for Floating Gate Flash Memories.....	58
Hang-Ting Lue, Kuang-Yeu Hsieh, Rich Liu, Chih-Yuan Lu	
Evidence of erratic behaviors in p-channel floating gate memories and a cell architectural solution.....	63
Andrea Chimenton, Cristian Zambelli, Piero Olivo, Friedrich Peter Leisenberger, Andreas Wiesner, Gregor Schatzberger, Ewald Wachmann, Martin Schrems	

Analysis of Trap Mechanisms responsible for Random Telegraph Noise and Erratic Programming on sub-50nm Floating Gate Flash Memories.....	67
K. Seidel, R. Hoffmann, D. A. L'ohr, T. Melde, M. Czernohorsky, J. Paul, M. F. Beug, and V. Beyer	
Electrical Analysis of Unbalanced Flash Memory Array Construction Effects and their impact on Performance and Reliability.....	72
K. Seidel, T. M'uller, T. Brandt, R. Hoffmann, D. A. L'ohr, T. Melde, M. Czernohorsky, J. Paul, and V. Beyer	
Cycling impact on the Gm degradation and GIDL current of 65 nm 2T-embedded Flash Memory.....	77
Sung-Rae Kim, Kyung Joon Han, Kin-Sing Lee, Pavan Singaraju, Rophina Li, Patty Liu, Yingbo Jia, Ben Schmid, Yu Wang, Fethi Dhaoui, Frank Hawley, Huan-Chung Tseng	
A full 2D and 3D TCAD Simulation of ultimate 22 nm NAND Flash Memories.....	80
J. Postel-Pellerin, F. Lalonde, P. Canet, R. Bouchakour, F. Jeuland, B. Bertello, B. Villard	
Dependence of Program and Erase Speed on Bias Conditions for Fully Depleted Channel of Vertical NAND Flash Memory Devices.....	83
Seongjae Cho, Yoon Kim, Jang-Gn Yun, Jung Hoon Lee, Won Bo Shim, and Byung-Gook Park	
Modeling of the Self-Heating in STTRAM and Analysis of its Impact on Reliable Memory Operations.....	86
Subho Chatterjee, Sayeef Salahuddin, Satish Kumar, and Saibal Mukhopadhyay	

Author Index