

2010 Design, Automation & Test in Europe Conference & Exhibition

(DATE 2010)

**Dresden, Germany
8 – 12 March 2010**

Pages 1-896



**IEEE Catalog Number: CFP10162-PRT
ISBN: 978-1-4244-7054-9**

Table of Contents

Design, Automation and Test in Europe Conference and Exhibition - DATE 2010

DATE Executive Committee.....	xxix
DATE Sponsor Committee.....	xxx
Technical Program Topic Chairs	xxxi
Technical Program Committee	xxxii
Reviewers	xli
Foreword	xliv
Best Paper Awards	xlvi
Tutorials.....	xlvi
PH.D. Forum	i
Call for Papers: DATE 2011	lii

KEYNOTE ADDRESSES

All Things Are Connected	1
A. Sangiovanni-Vincentelli	
Wireless Communication – Successful Differentiation on Standard Technology by Innovation	2
H. Eul	

2.2 EMBEDDED TUTORIAL – Embedded Systems and their Physical Environment – The 'Cyberphysical' View

Moderator: J. Sztipanovits, Vanderbilt U, US

Loosely Time-Triggered Architectures for Cyber-Physical Systems	3
A. Benveniste	

2.3 Power-Aware Technique for Real-Time Systems

Moderators: C. Yiran, Seagate, USA; J. Henkel, Karlsruhe U, DE

Energy-Efficient Real-Time Task Scheduling with Temperature-Dependent Leakage	9
C.-Y. Yang, J.-J. Chen, L. Thiele, T.-W. Kuo	
Predicting Energy and Performance Overhead of Real-Time Operating Systems	15
S. Penolazzi, I. Sander and A. Hemani	
Temperature-Aware Idle Time Distribution for Energy Optimization with Dynamic Voltage Scaling	21
M. Bao, A. Andrei, P. Eles and Z. Peng	

2.4 System Level Design of Multicores

Moderators: V. Zaccaria, Politecnico di Milano, IT; M. Coppola, STMicroelectronics, FR

Multicore Soft Error Rate Stabilization Using Adaptive Dual Modular Redundancy	27
R. Vadlamani, J. Zhao, W. Burleson and R. Tessier	
A Fully-Asynchronous Low-Power Framework for GALS NoC Integration	33
Y. Thonnart, P. Vivet and F. Clermidy	

Supporting Distributed Shared Memory on Multi-core Network-on-Chips Using a Dual Microcoded Controller	39
X. Chen, Z. Lu, A. Jantsch and S. Chen	

MEDEA: A Hybrid Shared-memory/Message-passing Multiprocessor NoC-based Architecture	45
S.V. Tota, M.R. Casu, M. Ruo Roch, L. Rostagno and M. Zamboni	

2.5 Reliability, Simulation, Yield and Enhancement

Moderators: R. Aitken, ARM, US; V. Singh, Indian Institute of Science (IISc), IN

AgeSim: A Simulation Framework for Evaluating the Lifetime Reliability of Processor-Based SoCs	51
L. Huang and Q. Xu	

Statistical SRAM Analysis for Yield Enhancement	57
P. Zuber, M. Miranda, P. Dobrovolny, K. Zanden and J.-H. Jung	

Cost-Effective IR-Drop Failure Identification and Yield Recovery through a Failure-Adaptive Test Scheme	63
M. Chen and A. Orialoglu	

Scan Based Methodology for Reliable State Retention Power Gating Designs	69
S. Yang, B.M. Al-Hashimi, D. Flynn and S. Khursheed	

2.6 Advances in Embedded Software Development

Moderators: W. Ecker, Infineon Technologies, DE; W.Damm, OFFIS, DER Domer, UC Irvine, US

TLM+ Modeling of Embedded HW/SW Systems	75
W. Ecker, V. Esen, R. Schwenker, T. Steininger and M. Velten	

Scenario Extraction for a Refined Timing-Analysis of Automotive Network Topologies	81
M. Traub, T. Streichert, O. Krasovytskyy and J. Becker	

Graphical Model Debugger Framework for Embedded Systems	87
K. Zeng, Y. Guo and C.K. Angelov	

IP Routing Processing with Graphic Processors	93
S. Mu, X. Zhang, N. Zhang, J.Lu , Y.S. Deng, S. Zhang	

2.7 Memory Stacking and Cooling Solutions

Moderators: H. Li, NYU, US; P. Marchal, IMEC, BE

An Efficient Distributed Memory Interface for Many-Core Platform with 3D Stacked DRAM	99
I. Loi and L. Benini	

Efficient OpenMP Data Mapping for Multicore Platforms with Vertically Stacked Memory	105
A. Marongiu, M. Ruggiero and L. Benini	

Energy-Efficient Variable-Flow Liquid Cooling in 3D Stacked Architectures	111
A.K. Coskun, D. Atienza, T. Simunic Rosing, T. Brunschweiler, B. Michel	

Optimization of an On-Chip Active Cooling System Based on Thin-Film Thermoelectric Coolers	117
J. Long, S. Ogresci Memik and M. Grayson	

2.8 PANEL SESSION – Are We There Yet? Has IP Block Assembly Become as Easy as LEGO? Where are we going? Are HW/SW Subsystems the future of IP?	123
Moderator: B. Moyer, TechFocus Media, US	

Panelists: J. Kunkel, J. Cornish, C. Rowen, E. Haritan and Y. Tanurhan

3.2 Green and Emerging Technologies for Low Power	
Moderators: F. Kurdahi, UC Irvine, US; T. Murgan, Infineon Technologies, DE	
Temperature-Aware Dynamic Resource Provisioning in a Power-Optimized Datacenter	124
E. Pakbaznia, M. Ghasemazar and M. Pedram	
From Transistors to MEMS: Throughput-Aware Power Gating in CMOS Circuits	130
M.B. Henry and L. Nazhandali	
Energy- and Endurance-Aware Design of Phase Change Memory Caches	136
Y. Joo, D. Niu, X. Dong, G. Sun, N. Chang and Y. Xie	
Evaluation and Design Exploration of Solar Harvested-Energy Prediction Algorithm	142
M.I. Ali, B.M. Al-Hashimi, J. Recas and D. Atienza	

3.3 Game-Changing Technologies for System Design	
Moderators: T. Simunic Rosing, UC San Diego, US; D. Atienza, EPF Lausanne, CH	
A Nondestructive Self-Reference Scheme for Spin-Transfer Torque Random Access Memory (STT-RAM)	148
Y. Chen, H. Li, X. Wang, W. Zhu, W. Xu and T. Zhang	
Pseudo-CMOS: A Novel Design Style for Flexible Electronics	154
T.-C. Huang, K. Fukuda, C.-M. Lo, Y.-H. Yeh, T. Sekitani, T. Someya and K.-T. Cheng	
Spinto: High-performance Energy Minimization in Spin Glasses	160
H.J. Garcia and I.L. Markov	
TSV Redundancy: Architecture and Design Issues in 3D IC	166
A.-C. Hsieh, T.T. Hwang, M.-T. Chang, M.-H. Tsai, C.-M. Tseng and H.-C. Li	

3.4 Application Development for Multicores	
Moderators: F. Petrot, TIMA Laboratory, FR; G. Kornaros, Technological Education Institute of Crete, GR	
A GPU Based Implementation of Center-Surround Distribution Distance for Feature Extraction and Matching	172
A. Rathi, M. DeBole, W. Ge, R.T. Collins and N. Vijaykrishnan	
Parallel Subdivision Surface Rendering and Animation on the Cell BE Processor	178
R. Grottesi, S. Morigi, M. Ruggiero and L. Benini	

Heterogeneous vs Homogeneous MPSoC Approaches for a Mobile LTE Modem	184
C. Jalier, D. Lattard, A.A. Jerraya, G. Sassatelli, P. Benoit and L. Torres	
Recursion-Driven Parallel Code Generation for Multi-Core Platforms	190
R.L. Collins, B. Vellore and L.P. Carloni	
An Industrial Design Space Exploration Framework for Supporting Run-Time Resource Management on Multi-Core Systems	196
G. Mariani, P. Avasare, G. Vanmeerbeeck, C. Ykman-Couvreur, G. Palermo, C. Silvano and V. Zaccaria	
3.5 Advanced System Chip Testing	
Moderators: R. Dorsch, IBM Deutschland Entwicklung GmbH, DE; E. Larsson, Linkoping U, SE	
Stretching the Limits of FPGA SerDes for Enhanced ATE Performance	202
A.M. Majid and D.C. Keezer	
Multi-Temperature Testing for Core-Based System-on-Chip	208
Z. He, Z. Peng and P. Eles	
Memory Testing with a RISC Microcontroller	214
A. van de Goor, G. Gaydadjiev and S. Hamdioui	
3.6 Real-Time Scheduling in Embedded Systems	
Moderators: L. Almeida, Porto U, PT; P. Pop, TU Denmark, DK	
Constant-Time Admission Control for Deadline Monotonic Tasks	220
A. Masrur, S. Chakraborty and G. Faerber	
Exploiting Inter-Event Stream Correlations between Output Event Streams of Non-Preemptively Scheduled Tasks	226
J. Rox and R. Ernst	
Transition-aware Real-Time Task Scheduling for Reconfigurable Embedded Systems	232
H. Kooti, E. Bozorgzadeh, S. Liao and L. Bao	
3.7 Architectural Techniques for Robust Design	
Moderators: T. Austin, U of Michigan, US; C. Silvano, Politecnico di Milano, IT	
IVF: Characterizing the Vulnerability of Microprocessor Structures to Intermittent Faults	238
S. Pan, Y. Hu and X. Li	
Aging-Resilient Design of Pipelined Architectures Using Novel Detection and Correction Circuits	244
H. Dadgour and K. Banerjee	
An Integrated Framework for Joint Design Space Exploration of Microarchitecture and Circuits	250
O. Azizi, A. Mahesri, J.P. Stevenson, S.J. Patel and M. Horowitz	
3.8 HOT TOPIC - AUTOSAR and Automotive Software Design	
Moderator: S. Fuerst, BMW Group, DE	
Challenges in the Design of Automotive Software	256
S. Fuerst	

AUTOSAR and the Automotive Tool Chain	259
S. Voget	
AUTOSAR Basic Software for Complex Control Units	263
D. Diekhoff	
 IP1 Interactive Presentations	
High-Fidelity Markovian Power Model for Protocols	267
J. Cao and A. Nymeyer	
Energy-Performance Design Space Exploration in SMT Architectures Exploiting Selective Load Value Predictions	271
A. Gellert, G. Palermo, V. Zaccaria, A. Florea, L. Vintan, C. Silvano	
Error Resilience of Intra-die and Inter-die Communication with 3D Spidergon STNoC	275
V. Pasca, L. Anghel, C. Rusu, R. Locatelli and M. Coppola	
Towards a Chip Level Reliability Simulator for Copper/Low-k Backend Processes	279
M. Bashir and L. Milor	
NBTI Modeling in the Framework of Temperature Variation	283
Seyab and S. Hamdioui	
RunAssert: A Non-Intrusive Run-Time Assertion for Parallel Programs Debugging	287
C.-N. Wen, S.-H. Chou, T.-F. Chen and T.-J. Lin	
An RDL-Configurable 3D Memory Tier to Replace On-Chip SRAM	291
M. Facchini, P. Marchal, F. Catthoor and W. Dehaene	
<i>GentleCool</i> : Cooling Aware Proactive Workload Scheduling in Multi-Machine Systems	295
R. Ayoub, S. Sharifi and T. Simunic Rosing	
Timing Modeling for Digital Sub-threshold Circuits	299
N. Lotze, J. Goeppert and Y. Manoli	
Power Consumption of Logic Circuits in Ambipolar Carbon Nanotube Technology	303
M.H. Ben-Jamaa, K Mohanram and G. De Micheli	
Reversible Logic Synthesis Through Ant Colony Optimization	307
M. Li, Y. Zheng, M.S. Hsiao and C. Huang	
Low -Power FinFET Circuit Synthesis Using Surface Orientation Optimization	311
P. Mishra and N.K. Jha	
Implementing Digital Logic with Sinusoidal Supplies	315
K.C. Bollapalli, S.P. Khatri and L.B. Kish	
A Reconfigurable Multiprocessor Architecture for a Reliable Face Recognition Implementation	319
A. Tumeo, F. Regazzoni, G. Palermo, F. Ferrandi and D. Sciuto	
A Systematic Approach to the Test of Combined HW/SW Systems	323
A. Krupp and W. Mueller	

A New Approach for Adaptive Failure Diagnostics Based on Emulation Test	327
S. Ostendorff, H.-D. Wuttke, J. Sachsse and S. Koehler	
Integrated End-to-End Timing Analysis of Networked AUTOSAR-Compliant Systems	331
K. Lakshmanan, G. Bhatia and R. Rajkumar	
Scalable Stochastic Processors	335
S. Narayanan, J. Sartori, R. Kumar and D.L. Jones	

4.2 Variability Aware Low Power Design

Moderators: M. Miranda, IMEC, BE; T. Ishihara, Kyushu U, JP

AVGS-Mux Style: A Novel Technology and Device Independent Technique for Reducing Power and Compensating Process Variations in FPGA Fabrics	339
B. Kheradmand-Boroujeni, C. Piguet and Y. Leblebici	
On the Efficacy of Write-Assist Techniques in Low Voltage Nanoscale SRAMs	345
V. Chandra, C. Pietrzyk and R. Aitken	
Optimizing the Power Delivery Network in Dynamically Voltage Scaled Systems with Uncertain Power Mode Transition Times	351
H. Jung and M. Pedram	

4.3 Performance Estimation and Runtime Management of MPSoCs

Moderators: M. Berekovic, TU Braunschweig, DE; A. Pimentel, Amsterdam U, NL

Run-Time Spatial Resource Management for Real-Time Applications on Heterogeneous MPSoCs	357
T.D. ter Braak, P.K.F. Hoelzenspies, J. Kuper, J.L. Hurink and G.J.M. Smit	
Rapid Runtime Estimation Methods for Pipelined MPSoCs	363
H. Javaid, A. Janapsatya, M. Shihabul Haque and S. Parameswaran	
Automatic Workload Generation for System-Level Exploration Based on Modified GCC Compiler	369
J. Kreku, K. Teinsyrja and G. Vanmeerbeeck	

4.4 Application of Reconfigurable and Adaptive Systems

Moderators: C. Heer, Infineon Technologies AG, DE; M. Huebner, Karlsruhe U, DE

A Rapid Prototyping System for Error-Resilient Multi-Processor Systems-on-Chip	375
M. May, N. Wehn, A. Bouajila, J. Zeppenfeld, W. Stechele, A. Herkersdorf, D. Ziener and J. Teich	
Learning-Based Adaptation to Applications and Environments in a Reconfigurable Network-on-Chip ..	381
J.-S. Shen, C.-H. Huang and P.-A. Hsiung	
Application-Specific Memory Performance of a Heterogeneous Reconfigurable Architecture	387
S. Whitty, H. Sahlbach, B. Hurlburt, R. Ernst and W. Putzke-Roeming	
A Reconfigurable Hardware for One Bit Transform Based Multiple Reference Frame Motion Estimation	393
A. Akin, G. Sayilar and I. Hamzaoglu	
Ultra-High Throughput String Matching for Deep Packet Inspection	399
A. Kennedy, X. Wang, Z. Liu and B. Liu	

A HMMER Hardware Accelerator Using Divergences	405
J.F. Eusse Giraldo, N. Moreano, R. Pezzuol Jacobi and A.C. Magalhaes Alves de Melo	

4.5 Wearout and Process Variation Mitigation and Modelling

Moderators: S. Kundu, Massachusetts U, US; A El-Maleh, U of Petroleum and Minerals, SA

Proactive NBTI Mitigation for Busy Functional Units in Out-of-Order Microprocessors	411
L. Li, Y. Zhang, J. Yang and J. Zhao	
Circuit Propagation Delay Estimation through Multivariate Regression-Based Modeling under Spatio-Temporal Variability	417
S. Ganapathy, R. Canal, A. Gonzalez and A. Rubio	
Analytical Model for TDDDB-based Performance Degradation in Combinational Logic	423
M. Choudhury, V. Chandra, K. Mohanram and R. Aitken	
Static and Dynamic Stability Improvement Strategies for 6T CMOS Low-power SRAMs	429
B. Alorda, G. Torrens, S. Bota and J. Segura	

4.6 Model Based Design of Embedded Systems

Moderators: C. Kirsch, Salzburg U, AT; A. Benveniste, INRIA, FR

Test Front Loading in Early Stages of Automotive Software Development Based on AUTOSAR	435
A. Michailidis, U. Spieth, T. Ringler, B. Hedenetz and S. Kowalewski	
A Proposal for Real-Time Interfaces in SPEEDS	441
P. Bhaduri and I. Stierand	
Scenario-Based Analysis and Synthesis of Real-Time Systems Using Uppaal	447
K.G. Larsen, S. Li, B. Nielsen and S. Pusinskas	

4.7 Extraction and Model Order Reduction

Moderators: T. Dhaene, Ghent U, BE; L.M. Silveira, INESC ID / IST – TU Lisbon, PT

Variation-Aware Interconnect Extraction Using Statistical Moment Preserving Model Order Reduction	453
T. El-Moselhy and L. Daniel	
Efficient 3D High-Frequency Impedance Extraction for General Interconnects and Inductors above a Layered Substrate	459
N. Srivastava, R. Suaya and K. Banerjee	
HORUS - High-Dimensional Model Order Reduction via Low Moment-Matching Upgraded Sampling	465
J. Fernandez Villena and L.M. Silveira	
On Passivity of the Super Node Algorithm for EM Modeling of Interconnect Systems	471
M.V. Ugryumova and W.H.A. Schilders	

5.1 PANEL SESSION – The Road to Energy-Efficient Systems: From Hardware-Driven to Software-Defined	477
Moderator: G.. Fettweis, TU Dresden, DE	
Panelists: H. Meyr, J. Rabaey, G. Teepe, K. Vissers and W. Fichtner	
5.2 Automating Verification with Simulation, Properties and Assertions	
Moderators: V Bertacco, U of Michigan, US; M Lajolo, NEC Labs, US	
Vacuity Analysis for Property Qualification by Mutation of Checkers	478
L. Di Guglielmo, F. Fummi and G. Pravadelli	
An Abstraction-Guided Simulation Approach Using Markov Models for Microprocessor Verification	484
T. Zhang, T. Lv, X.Li	
Efficient Decision Ordering Techniques for SAT-Based Test Generation	490
M. Chen, X. Qin and P. Mishra	
DEW: A Fast Level 1 Cache Simulation Approach for Embedded Processors with FIFO Replacement Policy	496
M. Shihabul Haque, J. Peddersen, A. Janapsatya and S. Parameswaran	
5.3 Power Optimization and Estimation for Flash and CMOS Technologies	
Moderators: J Chen, ETH Zurich, CH; M Poncino, Politecnico di Torino, IT	
FlashPower: A Detailed Power Model for NAND Flash Memory	502
V. Mohan, S. Gurumurthi and M.R. Stan	
A Power Optimization Method for CMOS Op-Amps Using Sub-Space Based Geometric Programming	508
W. Gao and R. Hornsey	
Power Gating Design for Standard-Cell-Like Structured ASICs	514
S.-Y. Chen, R.-B. Lin, H.-H. Tung and K.-W. Lin	
Dual-Vth Leakage Reduction with Fast Clock Skew Scheduling Enhancement	520
M. Tie, H. Dong, T. Wang and X. Cheng	
5.4 Automotive Systems: Mastering Complexity and Uncertainty	
Moderators: J Becker, U Karlsruhe (TH), DE; L Fanucci, Pisa U, IT	
A High Voltage CMOS Voltage Regulator for Automotive Alternators with Programmable Functionalities and Full Reverse Polarity Capability	526
L. Fanucci, G. Pasetti, P. D'Abramo, R. Serventi, F. Tinfena, P. Chassard, L. Labiste and P. Tisserand	
Design of an Automotive Traffic Sign Recognition System Targeting A Multi-Core SoC Implementation	532
M. Mueller, A. Braun, J. Gerlach, W. Rosenstiel, D. Nienhueser, J.M. Zoellner and O. Bringmann	
Simulation-Based Verification of the MOST NetInterface Specification Revision 3.0	538
A. Braun, O. Bringmann, D. Lettnin and W. Rosenstiel	

Holistic Simulation of FlexRay Networks by Using Run-Time Model Switching	544
M. Karner, E. Armengaud, C. Steger and R. Weiss	

Computing Robustness of FlexRay Schedules to Uncertainties in Design Parameters	550
A. Ghosal, H. Zeng, M. Di Natale and Y. Ben-Haim	

5.5 EMBEDDED TUTORIAL – Adaptive Testing

Moderator: J Rivoir, Verigy, DE

Adapting to Adaptive Testing	556
E.J. Marinissen, A. Singh, D. Glotter, M. Esposito, J.M. Carulli, Jr., A. Nahar, K.M. Butler, D. Appello and C. Portelli	

5.6 Virtualization Technologies

Moderators: A Brinkmann, Paderborn U, DE; M Kreiten, AMD, DE

Using Filesystem Virtualization to Avoid Metadata Bottlenecks	562
E. Artiaga and T. Cortes	

An Accurate System Architecture Refinement Methodology with Mixed Abstraction-Level Virtual Platform	568
Z.-M. Hsu, J.-C. Yeh and I.-Y. Chuang	

Non-intrusive Virtualization Management Using libvirt	574
M. Bolte, M. Sievers, G. Birkenheuer, O. Niehoerster and A. Brinkmann	

5.7 Variability Reliability and Thermal Trade-Offs for Low-Power Design

Moderators: A Macii, Politecnico di Torino, IT; M Lopez-Vallejo, UP Madrid, ES

Process Variation and Temperature-Aware Reliability Management	580
C. Zhuo, D. Sylvester and D. Blaauw	

Optimized Self-Tuning for Circuit Aging	586
E. Mintarno, J. Skaf, R. Zheng, J. Velamala, Y. Cao, S. Boyd, R.W. Dutton and S. Mitra	

Investigating the Impact of NBTI on Different Power Saving Cache Strategies	592
A. Ricketts, J. Singh, K. Ramakrishnan, N. Vijaykrishnan and D.K. Pradhan	

IP2 Interactive Presentations

Energy-Oriented Dynamic SPM Allocation Based on Time-Slotted Cache Conflict Graph	598
H. Wang, Y. Zhang, C. Mei, M. Ling	

Enhanced Q-Learning Algorithm for Dynamic Power Management with Performance Constraint	602
W. Liu, Y. Tan and Q. Qiu	

Parallel Simulation of SystemC TLM 2.0 Compliant MPSoC on SMP Workstations	606
A. Mello, I. Maia, A. Greiner and F. Pecheux	

High Speed Clock Recovery for Low-Cost FPGAs	610
I. Haller and Z.F. Baruch	

Demonstration of an In-Band Reconfiguration Data Distribution and Network Node Reconfiguration	614
U. Pross, S. Goller, E. Markert, M. Juettner, J. Langer, U. Heinkel, J. Knaeblein and A. Schneider	
Programmable Aging Sensor for Automotive Safety-Critical Applications	618
J.C. Vazquez, V. Champac, I.C. Teixeira, M.B. Santos and J.P. Teixeira	
Passive Reduced Order Modeling of Multiport Interconnects via Semidefinite Programming	622
Z. Mahmood, .B Bond, T. Moselhy, A. Megretski and L. Daniel	
GoldMine: Automatic Assertion Generation Using Data Mining and Static Analysis	626
S. Vasudevan, D. Sheridan, S. Patel, D. Tcheng, B. Tuohy and D. Johnson	
Assertion-Based Verification of RTOS Properties	630
M.F.S. Oliveira, H. Zabel and W. Mueller	
Post-Placement Temperature Reduction Techniques	634
W. Liu, A. Nannarelli, A. Calimera, E. Macii and M. Poncino	
Clock Gating Approaches by IOEX Graphs and Cluster Efficiency Plots	638
J. Srinivas and J. S	
Timing Modeling and Analysis for AUTOSAR-Based Software Development – A Case Study	642
K. Klobedanz, C. Kuznik, A. Thuy and W. Mueller	
Design of a Real-Time Optimized Emulation Method	646
T. Kerstan and M. Oertel	
Capturing Intrinsic Parameter Fluctuations Using the PSP Compact Model	650
B. Cheng, D. Dideban, N. Moezi, C. Millar, G. Roy, X. Wang, S. Roy and A. Asenov	
Power Efficient Voltage Islanding for Systems-on-Chip from a Floorplanning Perspective	654
P. Ghosh and A. Sen	
 6.1.1 Cool Sensor Networks (Cool Electronic Systems Day)	
Moderator: D. Hentschel, Fraunhofer Institute for Non-Destructive Testing (ZFP), DE	
Always Energy-Optimal Microscopic Wireless Systems	658
J.M. Rabaey	
Hardware/Software Design Challenges of Low-Power Sensor Nodes for Condition Monitoring	659
H. Ahlendorf and L. Goepfert	
Security Aspects in 6LowPan Networks	660
R. Barker	
 6.2 HOT TOPIC – Memristor: Device, Design and Application	
Moderator: D. Chen, UIUC, US	
Monolithically Stackable Hybrid FPGA	661
D. Strukov and A. Mishchenko	

Spintronic Memristor Devices and Application	667
X. Wang and Y. Chen	

Compact Model of Memristors and Its Application in Computing Systems	673
H. Li and M. Hu	

6.3 Addressing the Challenge of Technology Scaling

Moderators: J. Ahn, Seoul National U, KR; K. Goossens, NXP Research, NL

Design Space Exploration of a Mesochronous Link for Cost-Effective and Flexible GALS NOCs	679
D. Ludovici, A. Strano, G.N. Gaydadjiev, L. Benini and D. Bertozzi	

A Methodology for the Characterization of Process Variation in NoC Links	685
C. Hernandez, F. Silla and J. Duato	

PhoenixSim: A Simulator for Physical-Layer Analysis of Chip-Scale Photonic Interconnection Networks	691
J. Chan, G. Hendry, A. Biberman, K. Bergman and L.P. Carloni	

6.4 Analogue and Mixed-Signal System Implementations

Moderators: V. Giannini, IMEC, BE; P. D'Abramo, Austriamicrosystems, IT

An 11.6-19.3mW 0.375-13.6GHz CMOS Frequency Synthesizer with Rail-to-Rail Operation	697
A. Geis, P. Nuzzo, J. Ryckaert, Y. Rolain, G. Vandersteen and J. Craninckx	

A Compact Digital Amplitude Modulator in 90nm CMOS	702
V. Chironi, B. Debaillie, A. Baschiroto, J. Craninckx and M. Ingels	

A 14 Bit, 280 kS/s CYCLIC ADC with 100 dB SFDR	706
T. Froehlich, V. Sharma and M. Bingesser	

Ultra-Low Power Mixed-Signal Design Platform Using Subthreshold Source-Coupled Circuits	711
A. Tajalli and Y. Leblebici	

6.5 On-Line Testing Techniques

Moderators: P. Bernardi, Politecnico di Torino, IT; A Paschalis, Athens U, GR

Clock Skew Scheduling for Soft-Error-Tolerant Sequential Circuits	717
K.-C. Wu and D. Marculescu	

HW/SW Co-Detection of Transient and Permanent Faults with Fast Recovery in Statically Scheduled Data Paths	723
M. Schoelzel	

Scalable Codeword Generation for Coupled Buses	729
K. Karmarkar and S. Tragoudas	

An Adaptive Code Rate EDAC Scheme for Random Access Memory	735
C.-Y. Chen and C.-W. Wu	

6.6 Performance Analysis of Embedded Software for MPSoCs

Moderators: C. Haubelt, Erlangen-Nuremberg U, DE; D. Goehring, Fraunhofer IOSB, DE

Worst Case Delay Analysis for Memory Interference in Multicore Systems	741
R. Pellizzoni, A. Schranzhofer, J.-J. Chen, M. Caccamo and L. Thiele	
Throughput Modeling to Evaluate Process Merging Transformations in Polyhedral Process Networks	747
S. Meijer, H. Nikolov and T. Stefanov	
Trace-Based KPN Composability Analysis for Mapping Simultaneous Applications to MPSoC Platforms	753
J. Castrillon, R. Velasquez, A. Stulova, W. Sheng, J. Ceng, R. Leupers, G. Ascheid and H. Meyr	
Bounding the Shared Resource Load for the Performance Analysis of Multiprocessor Systems	759
S. Schliecker, M. Negrean and R. Ernst	

6.7 Advances in Logic Synthesis for Reliability and Matching

Moderators: M. Fujita, Tokyo U, JP; T. Villa, Verona U, IT

An Error-Correcting Unordered Code and Hardware Support for Robust Asynchronous Global Communication	765
M.Y. Agyekum and S.M. Nowick	
Large-Scale Boolean Matching	771
H. Katebi and I.L. Markov	
KL-Cuts: A New Approach for Logic Synthesis Targeting Multiple Output Blocks	777
O. Martinello, Jr., F.S. Marques, R.P. Ribas and A.I. Reis	
RALF: Reliability Analysis for Logic Faults -- An Exact Algorithm and Its Applications	783
S. Luckenbill, J.-Y. Lee, J.-Y., Y. Hu, R. Majumdar and L. He	

6.8 PANEL SESSION – The Challenges of Heterogeneous Multi-Core Debug 789

Moderator: A. Mayer, Infineon, DE

Panelists: U. Steeb, D. Sobe, G. Fettweis and S. Lauterbach

Keynote Address

Why Design Must Change: Rethinking Digital Design	791
M. Horowitz	

7.1 Cool Communications Systems (Cool Electronic Systems Day)

Moderator: G. Fettweis, TU Dresden, DE

Low Power Design of the X-Gold® SDR 20 Baseband Processor	792
W. Raab, J. Berthold, U. Hachmann, D. Langen, M. Schreiner, H. Eisenreich, J.-U. Schluessler and G. Ellguth	
Low Power Mobile Internet Devices Using LTE Technology	794
V. Aue	

7.2 Statistical Validation at 45nm and Beyond

Moderators: S. Verma, Marvell Technologies, US; I. Harris, UC Irvine, US

A Black Box Method for Stability Analysis of Arbitrary SRAM Cell Structures	795
M. Wieckowski, D. Sylvester, D. Blaauw, V. Chandra, S. Idgunji, C. Pietrzyk and R. Aitken	
Loop Flattening & Spherical Sampling: Highly Efficient Model Reduction Techniques for SRAM Yield Analysis	801
M. Qazi, M. Tikekar, L. Dolecek, D. Shah and A. Chandrakasan	
Practical Monte-Carlo Base Timing Yield Estimation of Digital Circuits	807
J. Jaffari and M. Anis	
Statistical Static Timing Analysis Using Markov Chain Monte Carlo	813
Y. Kanoria, S. Mitra and A. Montanari	

7.3 Reconfigurable Architectures

Moderators: F. Ferrandi, Politecnico di Milano, IT; E. Bozorgzadeh, UC Irvine, US

KAHRISMA: A Novel Hypermorphic Reconfigurable-Instruction-Set Multi-Grained-Array Architecture	819
R. Koenig, L. Bauer, T. Stripf, M. Shafique, W. Ahmed, J. Becker and J. Henkel	
A Reconfigurable Cache Memory with Heterogeneous Banks	825
D. Benítez, J.C. Moure, D. Rexachs and E. Luque	
Evaluation of Runtime Task Mapping Heuristics with rSesame – A Case Study	831
K. Sigdel, M. Thompson, C. Galuzzi, A.D. Pimentel and K. Bertels	
VAPRES: A Virtual Architecture for Partially Reconfigurable Embedded Systems	837
A. Jara-Berrocal and A. Gordon-Ross	

7.4 Secure Embedded Systems

Moderators: J. Quevremont, Thales, FR; L. Fesquet, TIMA Laboratory, FR

pSHS: A Scalable Parallel Software Implementation of Montgomery Multiplication for Multicore Systems	843
Z. Chen and P. Schaumont	
BCDL: A High Speed Balanced DPL for FPGA with Global Precharge and No Early Evaluation	849
M. Nassar, S. Bhasin, J.-L. Danger, G. Duc and S. Guilley	
Fault-Based Attack of RSA Authentication	855
A. Pellegrini, V. Bertacco and T. Austin	
Detecting/Preventing Information Leakage on the Memory Bus Due to Malicious Hardware	861
A. Das, G. Memik, J. Zambreno and A. Choudhary	
An Embedded Platform for Privacy-Friendly Road Charging Applications	867
J. Balasch, I. Verbauwhe and B. Preneel	

7.5 Test Generation, Fault Simulation and Diagnosis

Moderators: M. Sonza Reorda, Politecnico di Torino, IT; H. Obermeir, Infineon, DE

Defect Aware X-Filling for Low-Power Scan Testing	873
S. Balatsouka, V. Tenentes, X. Kavousianos and K. Chakrabarty	
Parallel X-Fault Simulation with Critical Path Tracing Technique	879
R. Ubar, S. Devadze, J. Raik and A. Jutman	
Diagnosis of Multiple Arbitrary Faults with Mask and Reinforcement Effect	885
J. Ye, Y. Hu and X. Li	

7.6 Applications and Principles for Embedded Multi-Core Systems

Moderators: A. Hergenhan, Opensynergy, DE; M. Hardt, Fraunhofer ISST, DE

Skewed Pipelining for Parallel Simulink Simulations	891
A. Canedo, T. Yoshizawa and H. Komatsu	
An Efficient and Complete Approach for Throughput-Maximal SDF Allocation and Scheduling on Multi-Core Platforms	897
A. Bonfietti, L. Benini, M. Lombardi and M. Milano	
A Software Update Service with Self-Protection Capabilities	903
M. Neukirchner, S. Stein, H. Schrom and R. Ernst	
Bitstream Processing for Embedded Systems Using C++ Metaprogramming	909
R. Klemm and G. Fettweis	

7.7 Innovative Memory Architectures

Moderators: N. Hardavellas, Northwestern U, US; D. Pnevmatikatos, TU Crete, GR

Increasing PCM Main Memory Lifetime	914
A.P. Ferreira, M. Zhou, S. Bock, B. Childers, R. Melhem and D. Mosse	
Dueling CLOCK: Adaptive Cache Replacement Policy Based on the CLOCK Algorithm	920
A. Janapsatya, A. Ignjatovic, J. Peddersen and S. Parameswaran	
A Memory- and Time-efficient On-chip TCAM Minimizer for IP Lookup	926
H. Yu	

7.8 HOT TOPIC PANEL SESSION – Who Is Closing the Embedded Software Design

Gap?	932
-------------------	-----

Moderator: W Ecker, Infineon, DE

Panelists: P. Bricaud, R. Doemer, S Heinen, J. Moessinger, A. von Schwerin and Y. Veller

IP3 Interactive Presentations

Accelerating Lightpath Setup via Broadcasting in Binary-Tree Waveguide in Optical NoCs	933
B. Fu, Y. Han, H. Li and X. Li	

A High-Voltage Low-Power DC-DC Buck Regulator for Automotive Applications	937
G. Pasetti, L. Fanucci and R. Serventi	
SimTag: Exploiting Tag Bits Similarity to Improve the Reliability of the Data Caches	941
J. Kim, S. Kim and Y. Lee	
The Split Register File	945
J. Abella, J. Carretero, P. Chaparro and X. Vera	
Multithreaded Code from Synchronous Programs: Extracting Independent Threads for OpenMP	949
D. Baudisch, J. Brandt and K. Schneider	
RMOT: Recursion in Model Order for Task Execution Time Estimation in a Software Pipeline	953
N. Iqbal, M.A. Siddique, J. Henkel	
Approximate Logic Synthesis for Error Tolerant Applications	957
D. Shin and S.K. Gupta	
Automatic Microarchitectural Pipelining	961
M. Galceran-Oms, J. Cortadella, D. Bufistov and M. Kishinevsky	
Non-Linear Operating Point Statistical Analysis for Local Variations in Logic Timing at Low Voltage	965
R. Rithe, J. Gu, A. Wang, S. Datla, G. Gramie, D. Buss and A. Chandrakasan	
Dynamically Reconfigurable Register File for a Softcore VLIW Processor	969
S. Wong, F. Anjam and F. Nadeem	
FPGA-based Adaptive Computing for Correlated Multi-stream Processing	973
M. Liu, Z. Lu, W. Kuehn and A. Jantsch	
Far Correlation-based EMA with a Precharacterized Leakage Model	977
O. Meynard, S. Guilley, J.-L. Danger and L. Sauvage	
Improved Countermeasure against Address-Bit DPA for ECC Scalar Multiplication	981
M. Izumi, J. Ikegami, K. Sakiyama and K. Ohta	
Enabling Efficient Post-Silicon Debug by Clustering of Hardware-Assertions	985
M.H. Neishaburi and Z. Zilic	
Constrained Power Management: Application to a Multimedia Mobile Platform	989
P. Bellasi, S. Bosisio, M. Carnevali, W. Fornaciari and D. Siorpaes	
Mapping Scientific Applications on a Large-Scale Data-Path Accelerator Implemented by Single-Flux Quantum (SFQ) Circuits	993
F. Mehdipour, H. Honda, H. Kataoka, K. Inoue, I. Kataeva, K. Murakami, H. Akaike and A. Fujimaki	
MB - LITE: A Robust, Light-Weight Soft-Core Implementation of the MicroBlaze Architecture	997
T. Kranenburg and R. van Leuken	
Automatic Pipelining from Transactional Datapath Specifications	1001
E. Nurvitadhi, J.C. Hoe, T. Kam and S.-L. L. Lu	

8.1 Cool Computing Platforms (Cool Electronic Systems Day)

Moderator: S. Krueger, Globalfoundries, DE

Increasing the Power Efficiency of PCs by Improving the Hardware/OS Interaction	1005
C. Schlaeger	
Optimize Your Power and Performance Yields and Regain Those Sleepless Nights	1006
K. Flautner	
Digital Statistical-Analysis Using VHDL	1007
M. Dietrich, U. Eichler and J. Haase	

8.2 HOT TOPIC – Cross-Layer Optimization to Address the Dual Challenges of Energy and Reliability

Moderator: A. DeHon, Pennsylvania U, US

A Resilience Roadmap	1011
S.R. Nassif, N. Mehta and Y. Cao	
Vision for Cross-Layer Optimization to Address the Dual Challenges of Energy and Reliability	1017
A. DeHon, H.M. Quinn and N.P. Carter	
Design Techniques for Cross-Layer Resilience	1023
N.P. Carter, H. Naeimi and D.S. Gardner	
Cross-Layer Resilience Challenges: Metrics and Optimization	1029
S. Mitra, K. Brelsford, P.N. Sanda	

8.3 System Modeling for Design Space Exploration and Validation

Moderators: E. Villar, Cantabria U, ES; L. Indrusiak, York U, UK

Pareto Efficient Design for Reconfigurable Streaming Applications on CPU/FPGAs	1035
J. Zhu, I. Sander and A. Jantsch	
Automated Bottleneck-Driven Design-Space Exploration of Media Processing Systems	1041
Y. Yang, M. Geilen, T. Basten, S. Stuijk and H. Corporaal	
Using Transaction Level Modeling Techniques for Wireless Sensor Network Simulation	1047
M. Damm, J. Moreno, J. Haase and C. Grimm	
RTOS-Aware Refinement for TLM2.0-based HW/SW Designs	1053
M. Becker, G. Di Guglielmo, F. Fummi, W. Mueller, G. Pravadelli and T. Xie	

8.4 Sensor Networks and Security Technology

Moderators: G. Manes, Florence U, IT; R. Bekkers, Brightsight, NL

Power Variance Analysis Breaks a Masked ASIC Implementation of AES	1059
Y. Li, K. Sakiyama, L. Batina, D. Nakatsu and K. Ohta	
Novel Physical Unclonable Function with Process and Environmental Variations	1065
X. Wang and M. Tehranipoor	

Ultra Low-Power 12-bit SAR ADC for RFID Applications	1071
D. de Venuto, E. Stikvoort, D. Tio Castro and Y. Ponomarev	
A Flexible UWB Transmitter for Breast Cancer Detection Imaging Systems	1076
M. Cutrupi, M. Crepaldi, M.R. Casu and M. Graziano	
A Portable Multi-Pitch e-Drum Based on Printed Flexible Pressure Sensors	1082
C.-M. Lo, T.-C. Huang, C.-Y. Chiang, J. Hou and K.-T. Cheng	

8.5 Variability and Yield in Analogue and Mixed-Signal Design

Moderators: I. O'Connor, EC Lyon, FR; M. Olbrich, Hannover U, DE

Computation of Yield-optimized Pareto Fronts for Analog Integrated Circuit Specifications	1088
D. Mueller-Gritschneider and H. Graeb	
Variability-Aware Reliability Simulation of Mixed-Signal ICs with Quasi-Linear Complexity	1094
E. Maricau and G. Gielen	
A General Mathematical Model of Probabilistic Ripple-Carry Adders	1100
M.S.K. Lau, K.-V. Ling, Y.-C. Chu and A. Bhanu	
An Accurate and Efficient Yield Optimization Method for Analog Circuits Based on Computing Budget Allocation and Memetic Search Technique	1106
B. Liu, F.V. Fernandez and G. Gielen	

8.6 Resource-Aware Embedded Code Optimization

Moderators: R. Leupers, RWTH Aachen U, DE; F. Kienle, TU Kaiserslautern, DE

Reuse-Aware Modulo Scheduling for Stream Processors	1112
L. Wang, J. Xue and X. Yang	
Compilation of Stream Programs for Multicore Processors that Incorporate Scratch Pad Memories	1118
W. Che, A. Panda and K.S. Chatha	
Partitioning and Allocation of Scratch-Pad Memory for Priority-Based Preemptive Multi-Task Systems	1124
H. Takase, H. Tomiyama and H. Takada	
A Special-Purpose Compiler for Look-Up Table and Code Generation for Function Evaluation	1130
Y. Zhang, L. Deng, P. Yedlapalli, S.P. Muralidhara, H. Zhao, M. Kandemir, C. Chakrabarti, N. Pitsianis and X. Sun	

8.7 Macromodelling for Thermal and Interconnect Systems

Moderators: W. Schilders, NXP Semiconductors, NL; R. Suaya, Mentor Graphics, FR

General Behavioral Thermal Modeling and Characterization for Multi-Core Microprocessor Design	1136
T.J.A. Eguia, S. X.-D. Tan, R. Shen, E.H. Pacheco and M. Tirumala	
On the Construction of Guaranteed Passive Macromodels for High-Speed Channels	1142
A. Chinaea, S. Grivet-Talocia, D. Deschrijver, T. Dhaene and L. Knockaert	

Extended Hamiltonian Pencil for Passivity Assessment and Enforcement for S-Parameter Systems	1148
Z. Ye, L. M. Silveira and J. R. Phillips	

Equivalent Circuit Modeling of Multilayered Power/Ground Planes for Fast Transient Simulation	1153
T. Watanabe and H. Asai	

9.1 EMBEDDED TUTORIAL – More Moore and Beyond CMOS (Nanoelectronics Day)

Moderator: A.M. Ionescu, EPF Lausanne, CH

Carbon Nanotube Circuits: Living with Imperfections and Variations	1159
J. Zhang, N. Patil, A. Lin, H.-S.P. Wong and S. Mitra	

9.2 Multi-Level, Multi-Domain System Simulation

Moderators: M. Zwolinski, Southampton U, UK; P. Sanchez, Cantabria U, ES

Properties of and Improvements to Time-Domain Dynamic Thermal Analysis Algorithms	1165
X. Chen, R.P. Dick and L. Shang	

Towards Assertion-Based Verification of Heterogeneous System Designs	1171
S. Laemmermann, J. Ruf, T. Kropf, W. Rosenstiel, A. Viehl, A. Jesser and L. Hedrich	

Automatic Generation of Software TLM in Multiple Abstraction Layers for Efficient HW/SW Co-Simulation	1177
M.-H. Wu, W.-C. Lee, C.-Y. Chuang and R.-S. Tsay	

Modeling Constructs and Kernel for Parallel Simulation of Accuracy Adaptive TLMs	1183
R. Salimi Khaligh and M. Radetzki	

9.3 Language Based Approaches to System Level Design

Moderators: J. Haase, TU Vienna, AT; D. Borriore, TIMA Laboratory, FR

Efficient High-Level Modeling in the Networking Domain	1189
C. Zebelein, J. Falk, C. Haubelt, J. Teich and R. Dorsch	

UML Design for Dynamically Reconfigurable Multiprocessor Embedded Systems	1195
J. Vidal, F. de Lamotte, G. Gogniat, J.-P. Diquet and P. Soulard	

Closing the Gap between UML-based Modeling, Simulation and Synthesis of Combined HW/SW Systems	1201
F. Mischkalla, D. He and W. Mueller	

Formal Semantics for PSL Modeling Layer and Application to the Verification of Transactional Models	1207
L. Ferro and L. Pierre	

9.4 Space and Aeronautics Avionics Application Design

Moderators: S. Prudhomme, Airbus, FR; L. Soderquist, Saab AB, SE

COTS-based Applications in Space Avionics	1213
M. Pignol	

Worst-Case End-to-End Delay Analysis of an Avionics AFDX Network	1220
H. Bauer, J.-L. Scharbarg and C. Fraboul	

Integration, Cooling and Packaging Issues for Aerospace Equipments	1225
C. Sarno and C. Tantolin	

A New Placement Algorithm for the Mitigation of Multiple Cell Upsets in SRAM-Based FPGAs	1231
L. Sterpone and N. Battezzati	

9.5 Design for Test, Diagnosis, and Yield

Moderators: G. Mrugalski, Mentor Graphics, US; A. Leininger, Infineon, DE

Reducing the Storage Requirements of a Test Sequence by Using A Background Vector	1237
I. Pomeranz and S.M. Reddy	

BISD: Scan-Based Built-In Self-Diagnosis	1243
M. Elm and H.J. Wunderlich	

Algorithms to Maximize Yield and Enhance Yield/Area of Pipeline Circuitry by Insertion of Switches and Redundant Modules	1249
M. Mirza-Aghatabar, M.A. Breuer and S.K. Gupta	

9.6 High Level Synthesis

Moderators: F. Kurdahi, UC Irvine, US; P. Coussy, Bretagne-Sud U, FR

A Generalized Control-Flow-Aware Pattern Recognition Algorithm for Behavior Synthesis	1255
J. Cong, H. Huang and W. Jiang	

Behavioral Level Dual-Vth Design for Reduced Leakage Power with Thermal Awareness	1261
J. Yu, Q. Zhou, G. Qu and J. Bian	

Coordinated Resource Optimization in Behavioral Synthesis	1267
J. Cong, B. Liu and J. Xu	

9.7 Physical Design Potpourri: DFM, Delay Modeling and Floorplanning

Moderators: J. Lienig, TU Dresden, DE; D. Stroobandt, Ghent U, BE

A Methodology for Propagating Design Tolerances to Shape Tolerances for Use in Manufacturing	1273
S. Banerjee, K.B. Agarwal, C.-N. Sze, S. Nassif and M. Orshansky	

Enhancing Double-Patterning Detailed Routing with Lazy Coloring and Within-Path Conflict Avoidance	1279
X. Gao and L. Macchiarulo	

Efficient Representation, Stratification, and Compression of Variational CSM Library Waveforms Using Robust Principle Component Analysis	1285
S. Hatami and M. Pedram	

Exploiting Local Logic Structures to Optimize Multi-Core SoC Floorplanning	1291
C.-H. Li, S. Sonalkar and L.P. Carloni	

IP4 Interactive Presentations

Cost Modeling and Cycle-Accurate Co-Simulation of Heterogeneous Multiprocessor Systems	1297
S. van Haastregt, E. Halm and B. Kienhuis	
Differential Power Analysis Enhancement with Statistical Preprocessing	1301
V. Lomne, A. Dehbaoui, P. Maurine, L. Torres and M. Robert	
Correlation Controlled Sampling for Efficient Variability Analysis of Analog Circuits	1305
J. Jaffari and M. Anis	
Formal Verification of Analog Circuits in the Presence of Noise and Process Variation	1309
R. Narayanan, B. Akbarpour, M.H. Zaki, S. Tahar and L.C. Paulson	
Toward Optimized Code Generation through Model-Based Optimization	1313
A. Charfi, C. Mraidha, S. Gerard, F. Terrier and P. Boulet	
Path-Based Scheduling in a Hardware Compiler	1317
R. Gu, A. Forin and N. Pittman	
Optimization of FIR Filter to Improve Eye Diagram for General Transmission Line Systems	1321
Y.-S. Cheng, Y.-C. Lai and R.-B. Wu	
On Signaling over Through-Silicon Via (TSV) Interconnects in 3-D Integrated Circuits	1325
R. Weerasekera, M. Grange, D. Pamunuwa and H. Tenhunen	
Interconnect Delay and Slew Metrics Using the Beta Distribution	1329
J.-K. Zeng and C.-P. Chen	
Accurate Timed RTOS Model for Transaction Level Modeling	1333
Y. Hwang, G. Schirner, S. Abdi and D.G. Gajski	
A Modeling Method by Eliminating Execution Traces for Performance Evaluation	1337
K. Ono, M. Toyota, R. Kawahara, Y. Sakamoto, T. Nakada and N. Fukuoka	
Verifying UML/OCL Models Using Boolean Satisfiability	1341
M. Soeken, R. Wille, M. Kuhlmann, M. Gogolla and R. Drechsler	
SCOC3: A Space Computer on a Chip - An Example of Successful Development of a Highly Integrated Innovative ASIC	1345
F. Koebel and J.-F. Coldefy	
High Temperature Polymer Capacitors for Aerospace Applications	1349
C.K. Landrock and B. Kaminska	
An On-Chip Clock Generation Scheme for Faster-than-at-Speed Delay Testing	1353
S. Pei, H. Li and X. Li	
Construction of Dual Mode Components for Reconfiguration Aware High-Level Synthesis	1357
G. Economakos, S. Xydis, I. Koutras and D. Soudris	
Optimizing Data-Flow Graphs with Min/Max, Adding and Relational Operations	1361
J. Perez, P. Sanchez and V. Fernandez	

Optimization of the Bias Current Network for Accurate On-Chip Thermal Monitoring	1365
J. Long and S. Ogrenci Memik	
SAT Based Multi-Net Rip-up-and-Reroute for Manufacturing Hotspot Removal	1369
F. Yang, Y. Cai, Q. Zhou and J. Hu	
NIM - A Noise Index Model to Estimate Delay Discrepancies between Silicon and Simulation	1373
E. Alpaslan, J. Dworak, B. Kruseman, A.K. Majhi, W.M. Heuvelman and P. van de Wiel	
10.2 PANEL SESSION – First Commandment: At Least, Do Nothing Well!	1377
Moderator: G. De Micheli, EPF Lausanne, CH	
Panelists: A. Domic, E. Macii, P. Perlo, A. Wild and R. Zafalon	
10.3 Characterizing and Optimizing NoC Performance	
Moderators: F. Angiolini, iNoCs, IT; D. Bertozzi, Ferrara U, IT	
SigNet: Network-on-Chip Filtering for Coarse Vector Directories	1378
N. Enright Jerger	
Feedback Control for Providing QoS in NoC Based Multicores	1384
A. Sharifi, H. Zhao and M. Kandemir	
Exploiting Multiple Switch Libraries in Topology Synthesis of On-Chip Interconnection Network	1390
M. Jun, S. Yoon and E.-Y. Chung	
10.4 Architectures for Next Generation Wireless Communication	
Moderators: F. Kienle, TU Kaiserslautern, DE; F. Clermidy, CEA-LETI, FR	
Low-Complexity High Throughput VLSI Architecture of Soft-Output ML MIMO Detector	1396
T. Cupaiuolo, M. Siti and A. Tomasoni	
A Low Cost Multi-Standard Near-Optimal Soft-Output Sphere Decoder: Algorithm and Architecture	1402
O. Parker, S. Eckert and A. Bury	
Leveraging Application-Level Requirements in the Design of a NoC for a 4G SoC - A Case Study	1408
R. Beraha, I. Walter, I. Cidon and A. Kolodny	
Domain Specific Architecture for Next Generation Wireless Communication	1414
B. Zhang, H. Liu, H. Zhao, F. Mo and T. Chen	
A 150MBit/s 3GPP LTE Turbo Code Decoder	1420
M. May, T. Ilseher, N. Wehn and W. Raab	
10.5 Advances in Delay Fault Testing	
Moderators: B. Vermeulen, NXP Semiconductors, NL; S. Hellebrand, Paderborn U, DE	
High-Quality Pattern Selection for Screening Small-Delay Defects Considering Process Variations and Crosstalk	1426
K. Peng, M. Yilmaz, M. Tehranipoor and K. Chakrabarty	

Layout-Aware Pseudo-Functional Testing for Critical Paths Considering Power Supply Noise Effects	1432
X. Liu, Y. Zhang, F. Yuan and Q. Xu	

On Reset Based Functional Broadside Tests	1438
I. Pomeranz and S.M. Reddy	

10.6 Optimizations of Fault Tolerant and Time Constrained Embedded and Cyber-Physical Systems

Moderators: P. Eles, Linköping U, SE; J. Chen, ETH Zurich, CH

Scheduling for Energy Efficiency and Fault Tolerance in Hard Real-Time Systems	1444
Y. Liu, H. Liang and K. Wu	

Scoped Identifiers for Efficient Bit Aligned Logging	1450
R. Shea, M. Srivastava and Y. Cho	

Linear Programming Approach for Performance-Driven Data Aggregation in Networks of Embedded Sensors	1456
C. Ferent, V. Subramanian, M. Gilberti and A. Doboli	

Soft Error-Aware Design Optimization of Low Power and Time-Constrained Embedded Systems	1462
R.A. Shafik, B.M. Al-Hashimi and K. Chakrabarty	

10.7 Advanced Clocking Strategies

Moderators: L. Carloni, Columbia U, US; S. Nowick, Columbia U, US

CONTANGO: Integrated Optimization of SoC Clock Networks	1468
D. Lee and I.L. Markov	

Clock Skew Optimization Considering Complicated Power Modes	1474
C.-L. Lung, Z.-Y. Zeng, C.-H. Chou and S.-C. Chang	

A General Method to Make Multi-Clock System Deterministic	1480
M. Su, Y. Chen and X. Gao	

10.8 PANEL SESSION – Embedded Software Testing: What Kind of Problem is this?

Moderator: C. Rowen, Tensilica, US

Panelists: A. Nohl, B. Douglass, F. Schaefer, H. de Groot and F. Fummi

KEYNOTE ADDRESS– (Nanoelectronics Day)

Nanoelectronics Challenges for the 21st Century	1487
D. Antoniadis	

11.2 HOT TOPIC – Cool MPSoC Programming 1488

Moderator: M. de Lange, ACE, NL

Speakers: R. Leupers, X. Nie, M. Weiss, L. Thiele, B. Kienhuis and T. Isshiki

11.3 Industrially-Oriented Formal Verification

Moderators: M. Wedler, Kaiserslautern U, DE; J. Baumgartner, IBM Corporation, US

Finding Reset Nondeterminism in RTL Designs - Scalable X-Analysis Methodology and Case Study 1494

H.-Z. Chou, H. Yu, K.-H. Chang, D. Dobbryn and S.-Y. Kuo

Optimizing Equivalence Checking for Behavioral Synthesis 1500

K. Hao, F. Xie, S. Ray and J. Yang

Checking and Deriving Module Paths in Verilog Cell Library Descriptions 1506

M. Raffelsieper, M.R. Mousavi and C. Strolenberg

BACH 2: **B**ounded Reach**A**bility **C**hecker for Compositional Linear Hybrid Systems 1512

L. Bu, Y. Li, L. Wang, X. Chen and X. Li

11.4 Sensor Networks and Applications

Moderators: J. Lukkien, TU Eindhoven,NL; A. Bouffieux, NXP Semiconductors, NL

DVFS Based Task Scheduling in a Harvesting WSN for Structural Health Monitoring 1518

A. Ravinagarajan, D. Dondi and T. Simunic Rosing

Power-Accuracy Tradeoffs in Human Activity Transition Detection 1524

J. Boyd, H. Sundaram and A. Shrivastava

Non-Invasive Blood Oxygen Saturation Monitoring for Neonates Using Reflectance Pulse Oximeter 1530

W. Chen, I. Ayoola, S. Bambang Oetomo and L. Feijs

An Active Vision System for Fall Detection and Posture Recognition in Elderly Healthcare 1536

G. Diraco, A. Leone and P. Siciliano

A Smart Space Application to Dynamically Relate Medical and Environmental Information 1542

F. Vergari, S. Bartolini, F. Spadini, A. D'Elia, G. Zamagni, L. Roffia and T. Salmon Cinotti

An Architecture for Self-Organization in Pervasive Systems 1548

A.A. Syed, J. Lukkien and R. Frunza

11.5 Fault Tolerance

Moderators: G. Dinatale, LIRMM, FR; J. Abella, Barcelona Supercomputing Center (BSC), ES

TIMBER: Time Borrowing and Error Relaying for Online Timing Error Resilience 1554

M. Choudhury, V. Chandra, K. Mohanram and R. Aitken

ERSA: Error Resilient System Architecture for Probabilistic Applications 1560

L. Leem, H. Cho, J. Bau, Q.A. Jacobson and S. Mitra

Performance-Asymmetry-Aware Topology Virtualization for Defect-Tolerant NoC-Based Many-Core Processors	1566
L. Zhang, Y. Yu, J. Dong, Y. Han, S. Ren and X. Li	

Multiplexed Redundant Execution: A Technique for Efficient Fault Tolerance in Chip Multiprocessors	1572
P. Subramanyan, V. Singh, K.K. Saluja and E. Larsson	

11.6 Synthesis and Optimisation of MPSoCs

Moderators: P. Marwedel, TU Dortmund, DE; D. Gajski, UC Irvine, US

Robust Design of Embedded Systems	1578
M. Lukasiewicz, M. Glass and J. Teich	

Energy-Efficient Task Allocation and Scheduling for Multi-Mode MPSoCs under Lifetime Reliability Constraint	1584
L. Huang and Q. Xu	

PM-COSYN: PE and Memory Co-Synthesis for MPSoCs	1590
Y.-J. Chen, C.-L. Yang and P.-H. Wang	

Cost-Effective Slack Allocation for Lifetime Improvement in NoC-Based MPSoCs	1596
B.H. Meyer, A.S. Hartman and D.E. Thomas	

11.7 Mixed-Technology and Analogue Design

Moderators: T. Kazmierski, Southampton U, UK; J. Haase, Fraunhofer Institute for Integrated Circuits, DE

Efficient Power Conversion for Ultra Low Voltage Micro Scale Energy Transducers	1602
C. Lu, S.P. Park, V. Raghunathan and K. Roy	

Transmitting TLM Transactions over Analogue Wire Models	1608
S. Schulz, J. Becker, T. Uhle, K. Einwich and S. Sonntag	

Intent-Leveraged Optimization of Analog Circuits via Homotopy	1614
M. Jeeradit, J. Kim and M. Horowitz	

11.8 PANEL SESSION – Reliability of Data Centers: Hardware vs. Software 1620

Moderator: M. Tahoori, Karlsruhe U, DE

Panelists: D. Alexandrescu, K. Granlund, A. Silburt and B. Vinnakota

IP5 Interactive Presentations

Optimal Regulation of Traffic Flows in Networks-on-Chip	1621
F. Jafari, Z. Lu, A. Jantsch and M.H. Yaghmaee	

A Method to Remove Deadlocks in Networks-on-Chips with Wormhole Flow Control	1625
C. Seiculescu, S. Murali, L. Benini, G. De Micheli	

An Analytical Method for Evaluating Network-on-Chip Performance	1629
S. Foroutan, Y. Thonnart, R. Hersemeule and A. Jerraya	

A Low-Area Flexible MIMO Detector for WiFi/WiMAX Standards	1633
N. Moezzi-Madani, T. Thorolfsson and W.R. Davis	
An Embedded Wide-Range and High-Resolution CLOCK Jitter Measurement Circuit	1637
Y. Lee, C.-Y. Yang, N.-C.D. Cheng and J.-J. Chen	
Analog Circuit Test Based on a Digital Signature	1641
A. Gomez, R. Sanahuja, L. Balado and J. Figueras	
DAGS: Distribution Agnostic Sequential Monte Carlo Scheme for Task Execution Time Estimation	1645
N. Iqbal, M.A. Siddique and J. Henkel	
Taming the Component Timing: A CBD Methodology for Real-Time Embedded Systems	1649
M.G. Dixit, P. Dasgupta and S. Ramesh	
Deterministic, Predictable and Light-Weight Multithreading Using PRET-C	1653
S. Andalam, P.S. Roop and A. Girault	
Inversed Temperature Dependence Aware Clock Skew Scheduling for Sequential Circuits	1657
J. Long and S. Ogrenci Memik	
DynAHeal: Dynamic Energy Efficient Task Assignment for Wireless Healthcare Systems	1661
P. Aghera, D. Krishnaswamy, D. Fang, A. Coskun and T. Rosing	
Instruction Precomputation with Memoization for Fault Detection	1665
D. Borodin and B.H.H. Juurlink	
Simultaneous Budget and Buffer Size Computation for Throughput-Constrained Task Graphs	1669
M.H. Wiggers, M.J.G. Bekooij, M.C.W. Geilen and T. Basten	
An Efficient Transistor-Level Piecewise-Linear Macromodeling Approach for Model Order Reduction of Nonlinear Circuits	1673
X. Pan, F. Yang, X. Zeng and Y. Su	
 12.1 PANEL SESSION – Great Challenges in Nanoelectronics and Impact on Academic Research: More than Moore or beyond CMOS?	
1677	
Moderator: R. De Keersmaecker, IMEC and Catrene, BE	
Speaker: M. Roukes	
Panelists: D. Antoniadis; H. De Man; G. Bourianoff; M. Brillouet and L. Samuelson	
 12.2 HOT TOPIC – 3D Stacked ICs: Technology, Design and Test	
Moderator: Y. Zorian, Virage Logic, US	
3D-Integration of Silicon Devices: A Key Technology for Sophisticated Products	1678
A. Klumpp, P. Ramm and R. Wieland	
Creating 3-D Specific Systems – Architecture, Design and CAD	1684
P.D. Franzon, W.R. Davis and T Thorolfsson	
Testing TSV-Based Three-Dimensional Stacked ICs	1689
E.J. Marinissen	

12.3 Formal Methods: Advances in Core Technology

Moderators: J. Marques-Silva, U College Dublin, IE; G. Cabodi, Politecnico di Torino, IT

Leveraging Dominators for Preprocessing QBF	1695
H. Mangassarian, B. Le, A. Goultiaeva, A. Veneris and F. Bacchus	
Formal Specification of Networks-on-Chips: Deadlock and Evacuation	1701
F. Verbeek and J. Schmaltz	
Tighter Integration of BDDs and SMT for Predicate Abstraction	1707
A. Cimatti, A. Franzen, A. Griggio, K. Kalyanasundaram and M. Roveri	

12.4 Video Encoding and Image Processing Techniques

Moderators: C. Bouganis, Imperial College, UK; S. Saponara, Pisa U, IT

An HVS-Based Adaptive Computational Complexity Reduction Scheme for H.264/AVC Video Encoder Using Prognostic Early Mode Exclusion	1713
M. Shafique, B. Molkenthin and J. Henkel	
Scheduling and Energy-Distortion Tradeoffs with Operational Refinement of Image Processing	1719
D. Anastasia and Y. Andreopoulos	
enBudget: A Run-Time Adaptive Predictive Energy-Budgeting Scheme for Energy-Aware Motion Estimation in H.264/MPEG-4 AVC Video Encoder	1725
M. Shafique, L. Bauer and J. Henkel	
A Method for Design of Impulse Bursts Noise Filters Optimized for FPGA Implementations	1731
Z. Vasicek, L. Sekanina and M. Bidlo	
Exploration of Hardware Sharing for Image Encoders	1737
S. Lopez, R. Sarmiento, P.G. Potter, W. Luk and P.Y.K. Cheung	
Towards Hardware Stereoscopic 3D Reconstruction: A Real-Time FPGA Computation of the Disparity Map	1743
S. Hadjitheophanous, C. Ttofis, A.S. Georgiades and T. Theocharides	

12.5 Testing and Diagnosis of Analogue and Mixed-Signal Circuits

Moderators: S. Sattler, Erlangen U, DE; S. Mir, TIMA Laboratory, FR

A Robust ADC Code Hit Counting Technique	1749
J.-L. Huang, K.-Y. Chou, M.-H. Lu and X.-L. Huang	
An Automatic Test Generation Framework for Digitally-Assisted Adaptive Equalizers in High- Speed Serial Links	1755
M. Abbas, K.-T. Cheng, Y. Furukawa, S. Komatsu and K. Asada	
Fault Diagnosis of Analog Circuits Based on Machine Learning	1761
K. Huang, H.-G. Stratigopoulos and S. Mir	
Block-Level Bayesian Diagnosis of Analogue Electronic Circuits	1767
S. Krishnan, K.D. Doornbos, R. Brand and H.G. Kerkhoff	

12.6 Timing Aspects in System Synthesis

Moderators: J. Cong, UCLA, US; T. Stefanov, Leiden U, NL

Control Network Generator for Latency Insensitive Designs	1773
E. Kilada and K.S. Stevens	
Using Speculative Functional Units in High Level Synthesis	1779
A.A. Del Barrio, M.C. Molina, J.M. Mendias, R. Hermida and S. Ogrenci Memik	
Retiming Multi-Rate DSP Algorithms to Meet Real-Time Requirement	1785
X.-Y. Zhu	

12.7 Reliability and Power Optimisations for FPGAs

Moderators: J. Becker, Karlsruhe U, DE; K. Bertels, TU Delft, NL

Combining Optimizations in Automated Low Power Design	1791
Q. Liu, T. Todman and W. Luk	
A New Quaternary FPGA Based on Voltage-Mode Multi-Valued Circuits	1797
C. Lazzari, P.Flores, J. Monteiro and L. Carro	
An Evaluation of a Slice Fault Aware Tool Chain	1803
A. Gupte and P. Jones	
Reliability- and Process Variation-Aware Placement for FPGAs	1809
A.A.M. Bsoul, N. Manjikian and L. Shang	

Author Index