

# **DesignCon 2010**

**Santa Clara, California, USA  
1-4 February 2010**

**Volume 1 of 2**

**ISBN: 978-1-61738-546-9**

**Printed from e-media with permission by:**

Curran Associates, Inc.  
57 Morehouse Lane  
Red Hook, NY 12571



**Some format issues inherent in the e-media version may also appear in this print version.**

Copyright© (2010) by EE Times Group  
All rights reserved.

Printed by Curran Associates, Inc. (2010)

For permission requests, please contact EE Times Group  
at the address below.

EE Times Group  
600 Harrison Street  
5th Floor  
San Francisco, CA 94017

Phone: (415) 947-6929

david.blaza@ubm.com

**Additional copies of this publication are available from:**

Curran Associates, Inc.  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: 845-758-0400  
Fax: 845-758-2634  
Email: curran@proceedings.com  
Web: www.proceedings.com

# TABLE OF CONTENTS

## VOLUME 1

### TRACK 1 – CHIP-LEVEL SYSTEM DESIGN AND VERIFICATION

<b>1-TA1 ACCURATELY TIMING ANALYZING MEMORY INTERFACES IN THE PRESENCE OF CALIBRATED PATHS</b> .....	1
<i>Navid Azizi, Joshua Fender, Ryan Fung</i>	
<b>1-TA2 FUNCTIONAL VERIFICATION OF HIGHLY PARAMETERIZABLE IP AND SYSTEM-LEVEL DESIGN-ASSEMBLY TOOLS FOR FPGAS</b> .....	18
<i>Jeffrey Fox, Kent Orthner</i>	
<b>1-TA4 LEVERAGING SIMULATION TOOLS IN FPGA LAB DEBUG</b> .....	39
<i>Torrey Lewis, Neil Songcuan</i>	
<b>1-TP1 DESIGNING SCALABLE WIRELESS APPLICATION-SPECIFIC ACCELERATORS USING PICO HIGH LEVEL SYNTHESIS</b> .....	59
<i>Yang Sun, Kiarash Amiri, Joseph R. Cavallaro, Tai Ly</i>	
<b>1-TP2 OFFSET CANCELLATION IN RECEIVER PATH IN 45-NM 6.5-GBPS TRANSCEIVER FPGAS</b> .....	82
<i>Tina Tran, Doris Chan, Simar Maangat, Toan Thanh, Sergey Shumarayev, Weichi Ding</i>	
<b>1-WA1 EVOLVING THROUGHPUT DRIVEN ARCHITECTURE FOR ERROR CORRECTION IN NAND MEMORY</b> .....	90
<i>Arul K. Subbiah, Somnath Viswanath</i>	
<b>1-WP1 CREATING C++ IP FOR HIGH PERFORMANCE HARDWARE IMPLEMENTATIONS OF FFTS</b> .....	103
<i>Andres Takach</i>	
<b>1-WP2 TRANSACTION-LEVEL MODELING OF DRAM-SUBSYSTEMS FOR PERFORMANCE ANALYSIS</b> .....	128
<i>Praveen Prakash</i>	
<b>1-TH1 HOW TO TUNE YOUR SOC TO AVOID TRAFFIC CONGESTION</b> .....	150
<i>Andrew Tune, Alistair Bruce</i>	
<b>1-TH2 AUTOMATIC QUANTITATIVE ANALYSIS OF SIMULATIONS OF TLM 2.0 LOOSELY TIMED MODELS</b> .....	165
<i>George Frazier, Vincent Motel, Neeti Bhatnagar, Woody Larue</i>	
<b>1-TH3 STRONG ENCRYPTION AND CORRECT DESIGN ARE NOT ENOUGH: PROTECTING YOUR SECURE SYSTEM FROM SIDE CHANNEL ATTACKS</b> .....	186
<i>Luke Teyssier</i>	

### TRACK 2 – ANALOG AND MIXED-SIGNAL DESIGN AND VERIFICATION

<b>2-TA1 VIA-CONFIGURABLE ANALOG ASICS TECHNOLOGY AND APPLICATIONS</b> .....	204
<i>Jim Kemerling</i>	
<b>2-TA2 A 10GHZ MULTI-RATE LOW-JITTER PLL IN 40NM CMOS TECHNOLOGY FOR PCIE GEN1/2/3 AND 10GBPS SERDES</b> .....	224
<i>Chiang Pu, Pang-Cheng Hsu, Chan-Hong Chern, Chih-Chang Lin, Joyce Huang, Ming-Chieh Huang</i>	
<b>2-TA3 PHASE-NOISE CHARACTERIZATION FOR RF OSCILLATORS WITH BANDGAP REFERENCE AND ISOLATION BUFFER</b> .....	237
<i>Yu Zhu, Helene Thibieroz, Nand Jha, Ted Blank</i>	
<b>2-TA4 ANALOG MIXED SIGNAL FULL-LINK ANALYSIS OF QUICK PATH INTERCONNECT</b> .....	259
<i>Steven Ji, Ripan Das, Wei-Hsing Huang, Yongping Fan, Christopher Pan</i>	
<b>2-TP1 AN OPTIMIZER-ASSISTED DESIGN METHODOLOGY FOR A TWO STAGE WIDEBAND FEEDBACK AMPLIFIER</b> .....	270
<i>Tamer Riad</i>	

### TRACK 3 – IP RE-USE AND INTEGRATION

<b>3-WA2 A SPREADSHEET-BASED EXECUTABLE SPECIFICATION FOR SCALABLE MULTI-MILLION GATE SOC DESIGN</b> .....	289
<i>Anshuman Nayak, Bernard Murphy, Sanjay Churiwala, Chirag Gupta, Paresh Joshi</i>	

<b>3-WA4 ACHIEVING INTEROPERABILITY OF THE VIP ACROSS THE BIG 3 SIMULATORS</b> .....	305
<i>Mohan Arjun, S. Sharath</i>	

**TRACK 4 – SYSTEM CO-DESIGN: CHIP/PACKAGE/BOARD**

<b>4-TP1 ELECTRICAL EVALUATION OF POWER-GRID CONFIGURATIONS</b> .....	325
<i>Krishna Bharath, Mahadevan Suryakumar, Ananda Sarangi, Greg Taylor</i>	
<b>4-TP2 DESIGN AND CHARACTERIZATION OF A 12.8GB/S LOW POWER DIFFERENTIAL MEMORY SYSTEM FOR MOBILE APPLICATIONS</b> .....	344
<i>Dan Oh, Sam Chang, Chris Madden, Joong-Ho Kim, Ralf Schmitt, Ming Li, Chuck Yuan, Fred Ware, Brian Leibowitz, Yohan Frans, Nhat Nguyen</i>	
<b>4-WA1 MULTI-GHZ ON-CHIP POWER GRID MODELING METHOD</b> .....	366
<i>Leonid Proekt, Vishram Pandit</i>	
<b>4-WA2 AN ACCURATE METHODOLOGY FOR MODEL-TO-HARDWARE CALIBRATION AND CORRELATION WITH PCB-PACKAGE SIMULATION USING ELECTROMAGNETIC SOLVERS</b> .....	374
<i>Sowik Mukherjee, Dipanjan Gope, Rajen Murugan, Vikram Jandhyala</i>	
<b>4-WA4 A CASE STUDY OF MULTI-CHIP PACKAGE SIGNAL AND POWER INTEGRITY OPTIMIZATION AND TRADEOFF</b> .....	394
<i>Steven Ji, Ethan Warner, Yan X Guo, Aruljothi Kandasamy, Erich Heinemann, Bowen Liu, Anoop Karunan, Gang Ji</i>	
<b>4-WP1 EFFICIENT MODELING AND SIMULATION FOR PACKAGE-PCB CO-DESIGN AND CO-OPTIMIZATION</b> .....	412
<i>Martin Schauer, Hong Ahn, Namhoon Kim, Chris Wyland, Paul Wu</i>	
<b>4-WP2 BLOCK LEVEL ANALYSIS OF CHIP AND SYSTEM LEVEL RESONANCES</b> .....	428
<i>Xiaoming Chen, Biswajit Patra, Sorin Dobre, Prakash Vennam, Matt Elmore</i>	

**TRACK 5 – PCB DESIGN TOOLS AND TECHNIQUES**

<b>5-TA1 EFFECT OF CONDUCTOR PROFILE ON THE INSERTION LOSS, PHASE CONSTANT, AND DISPERSION IN THIN HIGH FREQUENCY TRANSMISSION LINES</b> .....	440
<i>Al Horn III, John W. Reynolds, Patricia A. Lafrance, James C. Rautio</i>	
<b>5-TA2 IMPACT OF COPPER SURFACE TEXTURE ON LOSS: A MODEL THAT WORKS</b> .....	462
<i>Paul Huray, Olufemi Oluwafemi, Jeff Loyer, Eric Bogatin, Xiaoning Ye</i>	
<b>5-TA3 MATCHED TERMINATED STUB VIA TECHNOLOGY FOR HIGHER BANDWIDTH TRANSMISSION IN LINE CARDS AND BACKPLANES</b> .....	484
<i>Vladimir Duvanenko, Nicholas Biunno</i>	
<b>5-TA4 COST EFFECTIVE CROSSTALK MANAGEMENT &amp; DECISION MAKING</b> .....	502
<i>Michael White, Richard Mellitz, Dennis Miller, Virapandiane Ragavassamy, Ted Ballou, Michael Brownell</i>	
<b>5-TP1 A SYSTEMATIC APPROACH TO PCB MATERIAL CHARACTERIZATION USING TIME DOMAIN TRL CALIBRATION</b> .....	521
<i>Victor Khilkevich, Vysakh Sivarajan, Dazhao Liu, Brice Achkir, Hongxia Ning, Marina Y. Koledintseva, James L. Drewniak</i>	
<b>5-TP2 INTRODUCTION AND COMPARISON OF AN ALTERNATE METHODOLOGY FOR MEASURING LOSS TANGENT OF PCB LAMINATES</b> .....	538
<i>Kevin Hinckley, Douglas Winterberg, Mike Ballou, Gustavo Blando, Jason Miller, Roger Dame, Gregory Truhlar, Alexander Nosovitski, Shelley Begley, Istvan Novak</i>	
<b>5-WP2 ELECTRICAL CHARACTERIZATION OF FLEXIBLE CIRCUIT MATERIALS AT HIGH FREQUENCY</b> .....	565
<i>Glenn Oliver</i>	

**TRACK 6 – HIGH-SPEED PARALLEL INTERFACE DESIGN**

<b>6-WA1 CROSSTALK DECOMPOSITION AND THE TRIANGLE INEQUALITY PROPERTY OF PEAK DISTORTION ANALYSIS</b> .....	577
<i>Richard Allred</i>	
<b>6-WA2 TIMING MEASUREMENT PROBLEMS AND SOLUTIONS IN SOURCE TERMINATED MEMORY SYSTEMS WITH INACCESSIBLE PROBING POINTS</b> .....	587
<i>John Kenney, Peter Pupalakakis</i>	

<b>6-WA3 BUDGETING AND MEASURING A HIGH SPEED GRAPHICS MEMORY INTERFACE</b> .....	612
<i>Andy Martwick, Oleg Mikulchenko, Richard Allred, Warren Morrow</i>	
<b>6-WA4 INTERCONNECT CONSIDERATIONS FOR DDR TIMING CLOSURE BEYOND 1600MBPS</b> .....	638
<i>John Ellis</i>	
<b>6-WP1 FEASIBILITY OF 25 GB/S SERIAL TRANSMISSION OVER COPPER CABLE ASSEMBLIES</b> .....	661
<i>Vittal Balasubramanian, Stephen B. Smith</i>	
<b>6-WP2 STUDY OF A DYNAMIC POINT TO POINT TECHNOLOGY USING FLEX INTERCONNECT FOR COMPUTER MAIN MEMORY APPLICATIONS SUPPORTING DATA RATES OF UP TO 16 GBPS</b> .....	687
<i>Ravi Kollipara, Ming Li, Don Mullen, Wendem Beyene, Chris Madden, Chuck Yuan, Hideki Kusamitsu, Toshiyasu Ito</i>	

## **TRACK 7 MULTI-GIGABIT SERIAL INTERCONNECTS**

<b>7-TA1 FREQUENCY DEPENDENT MATERIAL PROPERTIES: SO WHAT?</b> .....	711
<i>Eric Bogatin, Don Degroot, Colin Warwick, Sanjeev Gupta</i>	
<b>7-TA2 OPTOELECTRONIC HYBRID BACKPLANE PLATFORM TECHNOLOGY APPLICABLE TO 100G ETHERNET SWITCH/ROUTER</b> .....	732
<i>Masahiro Aoyagi, Hiroshi Nakagawa, Yoshikuni Okada, Takashi Mikawa, Hideo Itoh, Katsuya Kikuchi, Motohiro Suzuki</i>	
<b>7-TA3 WHEN SHORTER ISN'T BETTER</b> .....	753
<i>Michael Steinberger, Paul Wildes, Eric Brock, Walter Katz, Mike Higgins</i>	
<b>7-TA4 SIMULATION TECHNIQUES FOR 6+ GBPS SERIAL LINKS</b> .....	775
<i>Donald Telian, Sergio Camerlo, Brian Kirk</i>	
<b>7-WA1 ADDITIONAL TRACE LOSSES DUE TO GLASS-WEAVE PERIODIC LOADING</b> .....	799
<i>Jason Miller</i>	
<b>7-WA2 SKEW IMPACT ESTIMATION ON HIGH SPEED SERIAL CHANNELS USING MATHEMATICAL ANALYSIS AND ACCURATE LAB MEASUREMENTS</b> .....	822
<i>Christopher White, Andrew Becker, Jim Fitzke</i>	
<b>7-WA4 REQUIRED TECHNOLOGIES FOR TRANSMISSION OF 4 X 25 GB/S OVER A COPPER BACKPLANE</b> .....	843
<i>Jan Degeest, Stefaan Sercu</i>	
<b>7-WP1 TECHNICAL CONSIDERATIONS IN SYSTEM INTEGRATION OF EDC IC'S IN 8G FIBRECHANNEL APPLICATIONS</b> .....	867
<i>Ahmet Balcioglu, Pravin Patel</i>	

## **VOLUME 2**

<b>7-TH1 PREDICTING BER WITH IBIS-AMI: EXPERIENCES CORRELATING SERDES SIMULATIONS AND MEASUREMENT</b> .....	880
<i>Todd Westerhoff, Adge Hawes, Michael Steinberger, Kent Dramstad, Barry Katz, Walter Katz</i>	
<b>7-TH2 FULL-WAVE TIME DOMAIN MODELING OF INTERCONNECTS</b> .....	904
<i>Martin Schauer, Alfred Neves, Scott McMorrow, Tom Dagostino</i>	
<b>7-TH3 VALIDATION OF QUASI-ANALYTICAL AND STATISTICAL SIMULATION TECHNIQUES FOR MULTI-GIGABIT INTERCONNECT CHANNELS</b> .....	917
<i>Chad Morgan</i>	

## **TRACK 8 – HIGH-SPEED TIMING, JITTER AND NOISE**

<b>8-TA3 POWER INTEGRITY AND NOISE COUPLING EFFECTS ON SIGNAL INTEGRITY – METHODOLOGY FOR IDENTIFYING THE DETERMINISTIC JITTER COMPONENTS AND THEIR GENERATING SOURCES IN DATA COMMUNICATION SYSTEMS</b> .....	940
<i>Cosmin Iorga</i>	
<b>8-TA4 A NEW CROSSTALK JITTER SEPARATION METHOD</b> .....	951
<i>Mike Li, Masashi Shimanouchi, Daniel Chow</i>	
<b>8-TP2 RIGOROUS MODELING OF TRANSMIT JITTER FOR ACCURATE AND EFFICIENT STATISTICAL EYE SIMULATION</b> .....	964
<i>Fangyi Rao, Vuk Borich, Henock Abebe, Ming Yan</i>	

<b>8-WP1 A NEW METHOD FOR RECEIVER TOLERANCE TESTING USING CREST FACTOR EMULATION</b> .....	985
<i>Ransom Stephens, John Calvin</i>	

**TRACK 9 – HIGH-SPEED SIGNAL PROCESSING, EQUALIZATION AND CODING**

<b>9-WA1 HYBRID STATISTICAL AND TIME-DOMAIN SIMULATION METHODOLOGY FOR HIGH-SPEED LINKS</b> .....	1002
<i>Jihong Ren, Sam Chang, Dan Oh</i>	
<b>9-WA2 CU CABLE STUDY AT 10GBE DATA RATE UTILIZING THE LATEST TECHNOLOGIES FOR ADVANCED EQUALIZERS AND PASSIVE CU CABLE ASSEMBLIES TO CLOSE ON A 20M LINK</b> .....	1021
<i>George Noh</i>	
<b>9-WA3 A TALE OF LONG TAILS</b> .....	1034
<i>Michael Steinberger, Mike Harwood, Dai Fen, Huang Chunxing</i>	
<b>9-WA4 IS HYBRID COMBINATION OF VITERBI DETECTOR AND DECISION FEEDBACK EQUALIZER FEASIBLE IN ELECTRICAL SERDES?</b> .....	1054
<i>Anishka Turner-Barnes, Steven Bibyk</i>	

**TRACK 10 – POWER INTEGRITY AND POWER-AWARE DESIGN**

<b>10-TA1 ESTIMATION OF SIMULTANEOUS SWITCHING NOISE FROM THE POWER DISTRIBUTION NETWORK IMPEDANCE IN LPDDR2 SYSTEMS</b> .....	1069
<i>Woopoung Kim, Peter Harper</i>	
<b>10-TA2 SIMULATION AND MEASUREMENT OF AN ON-DIE POWER-GATED POWER DELIVERY SYSTEM</b> .....	1093
<i>Jimmy Huat Since Huang, Tan Fern Nee, Yong Lee Kee., Ooi Poey Ling, Pang Sze Geat</i>	
<b>10-TA3 ON-CHIP PDN NOISE CHARACTERIZATION AND MODELING</b> .....	1110
<i>Shishuang Sun, Larry D. Smith, Peter Boyle</i>	
<b>10-TA4 STATISTICAL SIMULATION OF POWER SUPPLY NOISE IN MULTI-GIGABIT SYSTEMS</b> .....	1131
<i>Wendem Beyene, Amir Amirkhany, Aliazam Abbasfar</i>	
<b>10-WA3 REDUCING HOTSPOTS IN BACKPLANE POWER DISTRIBUTION</b> .....	1147
<i>Ron Poon, Minh Nguyen, Radu Talkad</i>	
<b>10-TH1 POWER DELIVERY NETWORK OPTIMIZATION FOR LAPTOP AND DESKTOP COMPUTER PLATFORMS</b> .....	1158
<i>Minglei Wang, Jinsong Hu</i>	
<b>10-TH2 NM-SYSTEMS' JITTER RESONANCE INDUCED BY PDN NOISE OF TOGGLING ON-DIE LOGIC</b> .....	1170
<i>Iliya Zamek</i>	
<b>10-TH3 ON-CHIP POWER SUPPLY NOISE AND RELIABILITY ANALYSIS FOR MULTI-GIGABIT I/O INTERFACES</b> .....	1191
<i>Ralf Schmitt, Ha Lan, Ling Yang</i>	

**TRACK 11 ELECTROMAGNETIC COMPATIBILITY AND INTERFERENCE**

<b>11-TA3 EMC AND SI ISSUES AND RESOLUTION IN MULTI-GBPS TELECOMMUNICATIONS BLADE SYSTEM</b> .....	1212
<i>Bhryav Mutnury, Nam Pham, Moises Cases, Daniel N. De Araujo, Greg Pitner</i>	
<b>11-TA4 BUILDING IC-PACKAGE-PCB SYSTEM EMI/EMC VERIFICATION AND EARLY DESIGN FLOWS: CHALLENGES AND METHODS</b> .....	1237
<i>Rajen Murugan, Swagato Chakraborty, Souvik Mukherjee, Dipanjan Gope, Vikram Jandhyala</i>	
<b>11-WA4 SHIELDED FLEX CIRCUITRY -WHAT DRIVES PERFORMANCE?</b> .....	1258
<i>Jim Nadolny, Julian Ferry</i>	
<b>11-WP2 APPLICATION OF FULL-WAVE 3D FIELD SOLVERS TO PREDICT EMI BEHAVIOR IN SFP CAGES</b> .....	1273
<i>Philippe Sochoux, Michael W. Fogg, Steven Dunwoody, Richard Long, Alpesh U. Bhoje</i>	

## **TRACK 12 – TEST AND MEASUREMENT METHODOLOGY**

<b>12-TA1 EVALUATION OF RELATIVE HUMIDITY AND TEMPERATURE EFFECTS ON SCATTERING PARAMETERS IN TRANSMISSION SYSTEMS</b> .....	1293
<i>Aldo Morales, Ji Li, Segig Agili, Mark Minns, Mike Resso</i>	
<b>12-TA2 PWB MANUFACTURING VARIABILITY EFFECTS ON HIGH SPEED SERDES LINKS: STATISTICAL INSIGHTS FROM THOUSANDS OF 4-PORT PARAMETER MEASUREMENTS</b> .....	1311
<i>Bart McCoy, Robert Techentin, Ben Buhrow, Kevin Buchs, How T. Lin, Barry K. Gilbert, Erik S. Daniel</i>	
<b>12-WA2 PRACTICAL IDENTIFICATION OF DISPERSIVE DIELECTRIC MODELS WITH GENERALIZED MODAL S-PARAMETERS FOR ANALYSIS OF INTERCONNECTS IN 6-100 GB/S APPLICATIONS</b> .....	1336
<i>Yuriy Shlepnev, Alfred Neves, Scott McMorrow, Tom Dagostino</i>	
<b>12-WA3 COMPLIANCE TESTING OF PASSIVE INTERCONNECTS</b> .....	1360
<i>Stefaan Sercu, Vittal Balasubramanian, Jan Degeest, Stephen B. Smith</i>	
<b>12-WA4 PRACTICAL STUDY OF APPROPRIATE MEASUREMENT BANDWIDTH AND NOISE, ALONG WITH ITS IMPACT ON OSCILLOSCOPE BASED MEASUREMENTS</b> .....	1386
<i>Mark Lombardi, Mark Robinson</i>	
<b>12-WP1 SET2DIL: METHOD TO DERIVE DIFFERENTIAL INSERTION LOSS FROM SINGLE-ENDED TDR/TDT MEASUREMENTS</b> .....	1404
<i>Jeff Loyer, Richard Kunze</i>	
<b>12-TH3 ACCURACY IMPROVEMENTS OF PDN IMPEDANCE MEASUREMENTS IN THE LOW TO MIDDLE FREQUENCY RANGE</b> .....	1427
<i>Istvan Novak, Yasuhiro Mori, Michael Resso</i>	

## **TRACK 13 RF AND MICROWAVE SIGNAL INTEGRITY**

<b>13-TP1 HIGHER SPEED ETHERNET – 40 GB/S AND 100 GB/S COPPER CABLE ASSEMBLY SPECIFICATIONS</b> .....	1453
<i>Christopher Diminico</i>	
<b>13-TP2 CHIP-TO-CHIP COMMUNICATION BEYOND 25 GBPS -- MODELING AND REALIZATION</b> .....	1475
<i>Jianmin Zhang, Martin Schauer, Qinghua Bill Chen, Kelvin Qiu, Antonio Ciccomancini Scogna, Gerardo Romo, Luis Boluna</i>	
<b>13-WA1 FAST PHYSICS-BASED VIA AND TRACE MODELS FOR SIGNAL AND POWER INTEGRITY CO-ANALYSIS</b> .....	1497
<i>Xiaoxiong Gu, Renato Rimolo-Donadio, Zhenwei Yu, Francesco De Paulis, Young H. Kwark, Matteo Cocchini, Mark B. Ritter, Albert Ruehli, Bruce Archambeault, Jun Fan, Christian Schuster</i>	
<b>13-WP1 AN EFFECTIVE METHODOLOGY TO IMPROVE IMPEDANCE TRANSPARENCY FOR AC-COUPLED CAPACITORS IN 10 GBPS SERDES CHANNEL</b> .....	1517
<i>Jue Chen, Zhiping Yang</i>	

## **TUTORIALS**

<b>TF-MA1 CLOCK CONCURRENT OPTIMIZATION RETHINKING TIMING OPTIMIZATION TO TARGET CLOCKS AND LOGIC AT THE SAME TIME</b> .....	1528
<i>Paul Cunningham, Marc Swinnen, Steev Wilcox</i>	
<b>TF-MP2 DESIGNING A MULTILAYER PCB STACKUP TO OPTIMIZE MANUFACTURABILITY, RELIABILITY AND SIGNAL INTEGRITY</b> .....	1550
<i>Lee Ritchey</i>	
<b>TF-MP3 ACTIVE CABLE INTERCONNECTS FOR HIGH-SPEED SERIAL COMMUNICATIONS</b> .....	1575
<i>Gourgen Oganessyan, Michael Vrazel</i>	
<b>TF-MP5 NEW TECHNOLOGIES FOR EM SIMULATION – WHAT THE SI ENGINEER NEEDS TO KNOW BUT WAS AFRAID TO ASK</b> .....	1620
<i>John M. Dunn, John Deford</i>	

## **SPECIAL SESSION**

<b>ENABLING EARLY DESIGN OF COMPLEX POWER DELIVERY NETWORKS USING SPATIALLY-NONUNIFORM FINITE DIFFERENCE METHOD</b> .....	1640
<i>Mosin Mondal, Bruce Archambeault, Vikram Jandhyala</i>	
<b>ROBUST POWER EXTRACTION FOR COMPLEX PCB DESIGNS</b> .....	1662
<i>Steven G. Pytel Jr., Daniel N. De Araujo, Greg Pitner, Chris Herrick, Isaac Waldron, Robert Myoung, Bhyrav Mutnury, Nam Pham</i>	
<b>USING THE CAVITY RESONANCE METHOD FOR FAST CALCULATION OF POWER PLANE IMPEDANCE</b> .....	1682
<i>Samuel Conner, Liehui Ren, Jinguok Kim, Bruce Archambeault, Jun Fan, James Drewniak</i>	
<b>SPECIAL SESSION ON POWER INTEGRITY TECHNIQUES: CONTOUR INTEGRAL METHOD FOR RAPID COMPUTATION OF POWER/GROUND PLANE IMPEDANCE</b> .....	1707
<i>Xiaomin Duan, Renato Rimolo-Donadio, Heinz-Dietrich Bruns, Bruce Archambeault, Christian Schuster</i>	
<b>MAKING SENSE OUT OF DIELECTRIC LOSS NUMBERS, SPECIFICATIONS AND TEST METHODS</b> .....	1732
<i>Don Degroot, Roger Krabbenhoft, Tony Senese, Allen F. Horn, Istvan Novak</i>	
<b>PRACTICAL MEASUREMENT OF BROADBAND LAMINATE LOSS CHARACTERIZATIONS</b> .....	1739
<i>Roger Krabbenhoft</i>	
<b>MEASURING LAMINATE LOSS SUPPLIER CHALLENGES</b> .....	1742
<i>Tony Senese</i>	
<b>DIELECTRIC PROPERTY TESTING: SOME THOUGHTS FROM A HIGH FREQUENCY LAMINATE SUPPLIER'S POINT OF VIEW</b> .....	1746
<i>Allen F. Horn III</i>	
<b>CHALLENGES OF LAMINATE AND SPECIFICATION</b> .....	1753
<i>Istvan Novak</i>	
<b>Author Index</b>	