

2010 Proceedings 60th Electronic Components and Technology Conference

(ECTC 2010)

**Las Vegas, Nevada, USA
1-4 June 2010**

Pages 1-685



**IEEE Catalog Number: CFP10ECT-PRT
ISBN: 978-1-4244-6410-4**

TABLE OF CONTENTS

1: Advances in Flip Chip Packaging

Chairs: Raj N. Master – Microsoft Corporation; and Paul M. Harvey – IBM Corporation

Low Cost Flip Chip (LCFC): An Innovative Approach for Breakthrough Reduction in Flip Chip Package Cost	1
R. Pendse, C.H. Cho, M. Joshi, K.M. Kim, P. Kim, S.H. Kim, S.S. Kim, H.T. Lee, K. Lee, R. Martin, A. Murphy, V. Pandey, and C. Palar – STATS ChipPAC, Inc.	
Cost Comparison for Flip Chip, Gold Wire Bond, and Copper Wire Bond Packaging	10
Chet A. Palesko – SavanSys Solutions, LLC; E. Jan Vardaman – TechSearch International, Inc.	
Impact of Usage Conditions on Solder Joint Fatigue Life	14
Zhen Zhang, Krishna Darbha, and Raj N. Master – Microsoft Corporation; S.B. Park – Binghamton University	
Fine-Pitch, Cost Effective Flip Chip Package Development: TAB-BGA	20
Soojeoung Park, Sanggui Jo, Jiyong Park, Hyonchol Kim, Kawngjin Bae, Chulwoo Kim, Kyoungsei Choi, and Sayoon Kang – Samsung Electronics	
Flip-Chip Process Improvements for Low Warpage	25
Robert L. Hubbard – Lambda Technologies, Inc.; Pierino Zappella and Pukun Zhu – Henkel Corporation	
Comparison of Lidless and Overmold Flip Chip Package with 40nm Ultra Low-k Silicon Technology	31
Aparna Prasad, Teck Gyu Kang, and Yuan Li – Altera Corporation; Dale Robinson, Rodel Pasia, and Bosun Yoo – Amkor Technology, Inc.	
Reliability of Thin Seamless Package with Embedded High-Pin-Count LSI Chip	36
Kentaro Mori, Katsumi Kikuchi, Daisuke Ohshima, Yoshiaki Nakashima, and Shintaro Yamamichi – NEC Corporation	
2: 3D/TSV Innovation and Characterization	
Chairs: James E. Morris – Portland State University; and Gilles Poupon – CEA LETI - MINATEC	
Thermal Stress Induced Delamination of Through Silicon Vias in 3-D Interconnects	40
Kuan H. Lu, Suk-Kyu Ryu, Qiu Zhao, Xuefeng Zhang, Jay Im, Rui Huang, and Paul S. Ho – University of Texas, Austin	
THz-Wave Propagation Characteristics of TSV-Based Transmission Lines and Interconnects	46
Sanming Hu, Yong-Zhong Xiong, Jinglin Shi, Lei Wang, Bo Zhang, Dan Zhao, Teck Guan Lim, and Xiaojun Yuan – Institute of Microelectronics, A*STAR	
Analysis of Carbon Nanotube Based Through Silicon Vias	51
Sukeshwar Kannan, Anurag Gupta, and Bruce C. Kim – University of Alabama; Falah Mohammed – AN-Najah National University; Byoungchul Ahn – Yeungnam University	
Terabit/s-Class 24-Channel Bidirectional Optical Transceiver Module Based on TSV Si Carrier for Board-Level Interconnects	58
Fuad E. Doany, Benjamin G. Lee, Clint L. Schow, Cornelia K. Tsang, Christian Baks, Young Kwark, Richard John, John U. Knickerbocker, and Jeffrey A. Kash – IBM Corporation	

3-D Thin Film Interposer Based on TGV (Through Glass Vias): An Alternative to Si-Interposer	66
Michael Töpper, Ivan Ndip, Robert Erxleben, Lars Brusberg, Nils Nissen, Henning Schröder, and Herbert Reichl – Fraunhofer IZM; Hidefumi Yamamoto – NEC Schott Components Corporation; Guido Todt – Schott Electronic Packaging GmbH	
Development of CMOS-Process-Compatible Interconnect Technology for 3D Stacking of NAND Flash Memory Chips	74
X.Q. Shi, P. Sun, Y.K. Tsui, P.C. Law, S.K. Yau, C.K. Leung, Y. Liu, and C.H. Chung – ASTRI; S.L. Ma, M. Miao, and Y.F. Jin – Peking University	
Design and Fabrication of a Reliability Test Chip for 3D-TSV	79
A.D. Trigg, Li Hong Yu, Xiaowu Zhang, Chai Tai Chong, Cheng Cheng Kuo, Navas Khan, and Yu Daquan – Institute of Microelectronics, A*STAR	
3: Interface and Warpage	
Chairs: Yong Liu – Fairchild Semiconductor Corporation; and Tony Mak – Middlesex Comm. College	
A Novel Method for Strip Level Warpage Simulation of PoP Package During Assembly Processes	84
Wei Lin and J.H. Na – Amkor Technology, Inc.	
Digital-Image Correlation and XFEM Based Shock-Reliability Models for Leadfree and Advanced Interconnects	91
Pradeep Lall, Mandar Kulkarni, Arjun Angral, Dhananjay Panchagade, and Jeff Suhling – Auburn University	
Thermomechanical Modeling and Evaluation of the Impacts of BGA Warpage on Low-Cycle Solder Fatigue	106
Karl J.L. Geisler and Michael M. Holahan – General Dynamics Advanced Information Systems	
Delamination and Combined Compound Cracking of EMC-Copper Interfaces	114
A. Xiao, K.M.B. Jansen, and L.J. Ernst – Delft University of Technology; G. Schlottig and H. Pape – Infineon Technologies AG; B. Wunderle – Fraunhofer IZM	
Effect of the Die Edge and Multiple Delaminations on the Mechanics of Delamination in a PQFP	121
Siw Ling Ho, Jiyin Yu, and Andrew A.O. Tay – National University of Singapore	
A Study of Highly Crosslinked Epoxy Molding Compound and Its Interface with Copper Substrate by Molecular Dynamic Simulations	128
Shaorui Yang, Feng Gao, and Jianmin Qu – Northwestern University	
Molecular Modeling of a 3D-Crosslinked Epoxy Resin and Its Interface to Native SiO₂ – Property Prediction in Microelectronic Packaging	135
O. Hölick, E. Dermitzaki, J. Bauer, and B. Michel – Fraunhofer IZM; B. Wunderle – Fraunhofer IZM, TU Chemnitz; H. Reichl – Technische Universität Berlin	
4: Pb-Free Solder and Intermetallic Compounds	
Chairs: Chin C. Lee – University of California, Irvine; and Eric Perfecto – IBM Corporation	
Near-Eutectic Sn-Ag-Cu Solder Bumps Formation for Flip-Chip Interconnection by Electrodeposition	144
Yi Qin, Changqing Liu, and G.D. Wilcox – Loughborough University; Kun Zhao and Changhai Wang – Heriot-Watt University	
A New Ni-Zn Under Bump Metallurgy for Pb-Free Solder Bump Flip Chip Application	151
Hae-Yonng Cho, Tae-Jin Kim, Young Min Kim, Sun-Chul Kim, Jin-Young Park, and Young-Ho Kim – Hanyang University	

Low Temperature Bonding to 304 Stainless Steel for High Temperature Electronic Packages	156
Chu-Hsuan Sha and Chin C. Lee – University of California, Irvine	
A Synchrotron Micro-Diffraction Investigation of Crystallographic Texture of High-Sn Alloy Films and Its Effects on Whisker Growth	162
Pylin Sarobol, Aaron Pedigo, John Blendell, and Carol Handwerker – Purdue University; Peng Su, Li Li, and Jie Xue – Cisco Systems, Inc.	
Effect of Ag on Ripening Growth of Cu₆Sn₅ Grains Formed between Molten Sn-xAg-0.5Cu Solders and Cu	170
Moon Gi Cho – KAIST, Samsung Electronics; Yong Sung Park, Sun-Kyoung Seo, Kyung-Wook Paik, and Hyuck Mo Lee – KAIST	
Effect of Electromigration on Intermetallic Compound Formation in Line-Type Cu/Sn/Cu and Cu/Sn/Ni Interconnects	176
L.D. Chen, M.L. Huang, and S.M. Zhou – Dalian University of Technology	
Acceptance Testing of BGA Ball Alloys	182
Aileen Allen, Gregory Henshall, Kris Troxel, Jian Miremadi, Elizabeth Benedetto, Helen Holder, and Michael Roesch – Hewlett Packard	
5: Advances in Predictive Reliability	
Chairs: Lakshmi N. Ramanathan – Microsoft Corporation; and Ephraim Suhir – University of California, Santa Cruz	
Finite Element Based Fatigue Life Prediction for Electronic Components under Random Vibration Loading	188
Da Yu, Abdullah Al-Yafawi, and Seungbae Park – Binghamton University; Soonwan Chung – Samsung Electronics	
Mechanical Analysis and Reliability Enhancement of a Proximity Communication Flip Chip Package	194
Bruce Guenin and Jing Shi – Oracle	
Quantification of Micropartial Residual Stress for Mechanical Characterization of TSV through Nanoinstrumented Indentation Testing	200
Gyujei Lee, Ho Young Son, Joon Ki Hong, and Kwang Yoo Byun – Hynix Semiconductor, Inc.; Dongil Kwon – Seoul National University	
Assessment of Residual Damage in Leadfree Electronics Subjected to Multiple Thermal Environments of Thermal Aging and Thermal Cycling	206
Pradeep Lall, Rahul Vaidya, Vikrant More, and Jeff Suhling – Auburn University; Kai Goebel – NASA Ames Research Center	
Full Characterization of Cu/Cu Direct Bonding for 3D Integration	219
Rachid Taibi, Cedrick Chappaz, and Laurent-Luc Chapelon – STMicroelectronics; Léa Di Cioccio, Pierrick Gueguen, Jérôme Dechamp, and Laurent Clavelier – CEA LETI-Minatec; Roland Fortunier – Université de Lyon	
A Study of Package Warpage for Package on Package (PoP)	226
Masazumi Amagai and Yutaka Suzuki – Texas Instruments, Japan	
Reliability of Au-Ag Alloy Wire Bonding	234
Hai Liu, Qi Chen, Zhenqing Zhao, Qian Wang, Jianfeng Zeng, Jonghyun Chae, and Jaisung Lee – Samsung Semiconductor	

6: Optical Interconnects/Fiber Optics to the Board

Chairs: Masanobu Okaya – Opnext; and Andrew Shapiro – JPL

Flip-Chip Integrated Silicon Photonic Bridge Chips for Sub-Picojoule Per Bit Optical Links	240
Hiren D. Thacker, Ying Luo, Jing Shi, Ivan Shubin, Jon Lexau, Xuezhe Zheng, Guoliang Li, Jin Yao, Joannes Costa, Ron Ho, Kannan Raj, James G. Mitchell, Ashok V. Krishnamoorthy, and John E. Cunningham – Oracle; Thierry Pinguet and Attila Meki – Luxtera Inc.; Po Dong, Shirong Liao, Dazeng Feng, and Mehdi Asghari – Kotura Inc.	
Dense 24 TX + 24 RX Fiber-Coupled Optical Module Based on a Holey CMOS Transceiver IC	247
Fuad E. Doany, Clint L. Schow, Benjamin G. Lee, Alexander V. Rylyakov, Christopher Jahnes, Young Kwark, Christian Baks, Daniel M. Kuchta, and Jeffrey A. Kash – IBM Corporation	
12-Channel x 20-Gbps On-board Parallel Optical Modules Using Multi-Chip Visual Alignment Technique	256
T. Sugimoto, Y. Hashimoto, K. Yamamoto, M. Kurihara, M. Oda, J. Sakai, H. Ono, T. Akagawa, K. Yashiki, H. Hatayama, N. Suzuki, M. Tsuji, I. Ogura, H. Kouta, and K. Kurata – NEC Corporation	
Cavity-Resonator-Integrated Grating Input/Output Couplers for WDM Optical-Interconnect System in Package	263
Shogo Ura, Katsuya Shimizu, Yuki Kita, Junichi Inoue, and Yasuhiro Awatsuji – Kyoto Institute of Technology; Kenji Kintaka – National Institute of AIST	
Glass Carrier Based Packaging Approach Demonstrated on a Parallel Optoelectronic Transceiver Module for PCB Assembling	269
Lars Brusberg, Henning Schröder, Robert Erxleben, Ivan Ndip, Michael Töpper, Nils F. Nissen, and Herbert Reichl – Fraunhofer IZM	
On-Board Fabrication of Multi-Channel Polymer Optical Waveguide with Graded-Index Cores by Soft-Lithography	275
Takaaki Ishigure and Yosuke Nitta – Keio University	
High Channel-Count Optical Interconnection for Servers	282
Yoichi Taira, Hidetoshi Numata, Shigeru Nakagawa, Masao Tokunari, Jean Benoit Heroux, and Fumiaki Yamada – IBM Japan	
7: Wafer Level Packaging and Processing	
Chairs: Young-Gon Kim – Intersil; and John H. Lau – ITRI	
Fine Pitch Connection and Thermal Stress Analysis of a Novel Wafer Level Packaging Technology Using Laminating Process	287
Yoshio Okayama, Mayumi Nakasato, Kouichi Saitou, Yasuyuki Yanase, Hajime Kobayashi, Tetsuya Yamamoto, Ryosuke Usui, and Yasunori Inoue – Sanyo Electric Co., Ltd.	
High-Sensitivity Electromigration Testing of Lead-Free WLCSP Solder Bumps	293
James Walls, Shun-Meen Kuo, Eric Gelvin, and Albert Rogers – Freescale Semiconductor	
The Advanced Pattern Designs with Electrical Test Methodologies on Through Silicon Via for CMOS Image Sensor	297
Hsien Chung, Che-Min Tu, Yu-Yao Chang, Chih-Yuan Lee, and Ben-Je Lwo – Chung-Cheng Institute of Technology; Ching-Yu Ni, Yao-Te Haung, Wei-Ming Chen, and Bai-Yao Lou – Xintec, Inc.; Kun-Fu Tseng – Chin-Min Institute of Technology	
A Novel Room-Temperature Wafer Direct Bonding Method by Fluorine Containing Plasma Activation	303
Chenxi Wang and Tadatomo Suga – University of Tokyo	
Wafer Level Embedded System in Package (WL-eSiP) for Mobile Applications	309
In-Soo Kang, Gi-Jo Jung, Byoung-Yool Jeon, Jae-Hyouk Yoo, and Seong-Hun Jeong – NEPES Corporation	

Carrierless Design for Handling and Processing of Ultrathin Wafers	316
Florian Bieck, Sven Spiller, and Froilan Molina – Doublecheck Semiconductors Pte., Ltd.; Michael Töpper, Christina Lopper, and Ingrid Kuna – Fraunhofer IZM; Tan Chuan Seng – Nanyang Technological University; Tomotaka Tabuchi – Disco HiTech Europe GmbH	
A Novel Wafer Level Bonding/Debonding Technique Using an Anti-Adhesion Layer for Polymer-Based 0-Level Packaging of RF Device	323
J.G. Kim, S. Seok, N. Rolland, and P.A. Rolland – IEMN	
 8: Wirebond and Alternative Interconnect	
Chairs: William Chen – ASE-US, Inc.; and Matthew Yao – Rockwell Collins	
Effect of Pd Addition on Ultra-Fine Pitch Au Wire/AI Pad Interface	329
Ji-Won Shin, Min-Suk Song, Yong-Sung Park, Yong-Min Kwon, and Kyung-Wook Paik – KAIST; Jeong-Tak Moon, Jong-Soo Cho, and Kyung-Ah Yoo – MK Electron Co., Ltd.; Kwan-Yoo Byun, Cheol-Ho Joh, and Eun-Hye Do – HYNIX Semiconductor	
Effect of Ultrasonic Energy on Interfacial Structure and Bond Strength in Copper Wire Bonding	336
H. Xu, C. Liu, and V.V. Silberschmidt – Loughborough University; M. Sivakumar – ASM Technology; Z. Chen – Nanyang Technological University	
Challenges of CU Wire Bonding on Low-k/Cu Wafers with BOA Structures	342
Chu-Chung Stephen Lee and Leo M. Higgins III – Freescale Semiconductor, Inc.	
Low Temperature, Low Profile, Ultra-Fine Pitch Copper-to-Copper Chip-Last Embedded-Active Interconnection Technology	350
Abhishek Choudhury, Nitesh Kumbhat, P. Markondeya Raj, Rongwei Zhang, Venky Sundaram, C.P. Wong, and Rao Tummala – Georgia Institute of Technology; Rajiv Dunne and Mario Bolanos-Avila – Texas Instruments Inc.	
Room-Temperature Si-SiN Wafer Bonding by Nano-Adhesion Layer Method	357
Ryuichi Kondou, Chenxi Wang, and Tadatomo Suga – University of Tokyo	
Direct Chip Powering and Enhancement of Proximity Communication through Anisotropic Conductive Adhesive Chip-to-Chip Bonding	363
Jing Shi, Darko Popovic, Nyles Nettleton, Theresa Sze, David Douglas, Hiren Thacker, and John Cunningham – Oracle; Kazutaka Furuta and Ryoji Kojima – Sony Chemical & Information Device Corporation; Koichi Hirose and Kuopin Hwang – Sony Chemicals Corporation	
Electrical Characterization of Anisotropic Conductive Adhesive Based Flip Chip for a Direct Access Sensor	369
Pio Jesudoss, Alan Mathewson, and Frank Stam – Tyndall National Institute; Wenbin Chen, William M.D. Wright, and Kevin G. McCarthy – University College Cork	
 9: Electrical, Thermal and Reliability Modeling	
Chairs: Pradeep Lall – Auburn University; and Michael Lamson – Consultant	
Alternating-Direction Explicit FDTD Method for Three-Dimensional Full-Wave Simulation	375
Shuichi Aono – SESAME Technology Inc.; Masaki Unno – Shizuoka University; Hideki Asai – Shizuoka University, SESAME Technology Inc.	
Receiver Macro Modeling Including DC, Filter, and Preamplifier Nonlinear Properties for Packaging System Transient Simulations	381
Zhaqing Chen – IBM Corporation	
Utilizing Time-Domain Waveform to Synthesize Scalable SPICE-Compatible Macro-Models of Interconnectors	389
Chen-Chao Wang, C.T. Chiu, and C.P. Hung – Advanced Semiconductor Engineering, Inc.; Chih-Wen Kuo and Che-Ching Wu – National Sun Yat-Sen University; Sung-Mao Wu – National University of Kaohsiung	

Some Remarks on Finite Element Modeling of Electromigration in Solder Joints	396
P. Dandu and X.J. Fan – Lamar University; Y. Liu – Fairchild Semiconductor Corporation	
Modeling for Defects Impact on Electrical Performance of Power Packages	403
Yumin Liu, Chung-Lin Wu, Yong Liu, Dan Kinzer, and O.S. Jeon – Fairchild Semiconductor Corporation	
Mitigating Heat Dissipation and Thermo-Mechanical Stress Challenges in 3-D IC Using Thermal Through Silicon Via (TTSV)	411
Santhosh Onkaraiah and Chuan Seng Tan – Nanyang Technological University	
Atomistic Simulations of Heat Transfer at Carbon Nanotube/Si Interfaces	417
Ajing Cao and Jianmin Qu – Northwestern University; Matthew Yao – Rockwell Collins, Inc.	
 10: Bonding Interconnects	
Chairs: Dong Wook Kim – Xilinx Corporation; and Kyung-Wook Paik – KAIST	
High Power and Fine Pitch Assembly Using Solder Anisotropic Conductive Films (ACFs) Combined with Ultrasonic Bonding Technique	421
Kiwon Lee and Kyung Wook Paik – KAIST	
Gold-Gold Interconnects to Copper Pillar Using Fast Thermal Compression Bonding Using Non-Conductive Paste	427
D. Frye, R. Guino, S. Gupta, M. Sano, K. Sato, and K. Iida – Henkel Corporation	
Alternative Patterning Techniques Enabling Fine Pitch Interconnection on Topography Surfaces	431
F. Iker, G. Jamieson, and E. Beyne – IMEC; T. Funaya – NEC Corporation	
Influence of Bonding Atmosphere on Low-Temperature Wafer Bonding	435
Ying-Hui Wang and Tadatomo Suga – University of Tokyo	
High-Speed Laser Plating on Cu Leadframe Using Ag Nanoparticles	440
Katsuhiro Maekawa, Kazuhiko Yamasaki, and Tomotake Niizeki – Ibaraki University; Mamoru Mita – Hitachi; Yorishige Matsuba, Nobuto Terada, and Hiroshi Saito – Harima Chemicals, Inc.	
Bonding/Barrier Layers on Bismuth Telluride (Bi_2Te_3) for High Temperature Applications	447
Wen P. Lin, Pin J. Wang, and Chin C. Lee – University of California, Irvine	
Testing and Prevention of Head-In-Pillow	451
Yan Liu, Pamela Fiacco, and Ning-Cheng Lee – Indium Corporation	
 11: Thermal Mechanical Characterization of Solders	
Chairs: Jeffrey Suhling – Auburn University; and Scott Savage – Medtronic Microelectronics Center	
Effects of Pre-Stressing on Solder Joint Failure by Pad Cratering	456
Venkatesh Raghavan and Peter Borgesen – Binghamton University; Brian Roggeman and Michael Meilunas – Universal Instruments Corporation	
Comparative Study of PWB Pad Cratering Subject to Reflow Soldering and Thermal Impact	464
Chaoran Yang, Fubin Song, and S.W. Ricky Lee – Hong Kong University of Science and Technology; Keith Newman – Oracle	
Failure Mechanism and Mitigation of PCB Pad Cratering	471
Dongji Xie, David Geiger, Dongkai Shangguan, Charles Cai, Boyi Wu, Billy Hu, and Ivan Martin – Flextronics; Hans Liu – Multek Industries. Ltd.	

Intermodulation Distortion as Indicator for Interconnect Degradation	477
Michael Krüger and Herbert Reichl – Technische Universität Berlin; Nils F. Nissen – Fraunhofer IZM	
Fracture Mechanics of Lead-Free Solder Joints under Cyclic Shear Load	484
Huili Xu, Woong Ho Bang, and Choong-Un Kim – University of Texas, Arlington; Hong-Tao Ma, Tae-Kyu Lee, and Kuo-Chuan Liu – Cisco Systems, Inc.	
Underfill Acceleration Factor Based on Thermal Fatigue Crack Growth Rate	490
Soojae Park, Claudius Feger, and Ijeoma Nnebe – IBM Corporation	
Green Initiative-Power Management and Its Effects on Electronics Packaging	496
Jennifer Muncy, Roger Weekly, and Jon Casey – IBM Corporation	
12: Filters and TSV-based RF Devices	
Chairs: Craig Gaw – Freescale Semiconductor, Inc.; and Albert F. Puttlitz – Mechanical Eng. Consultant	
Design, Fabrication and Characterization of BCB Polymer Embedded 60 GHz Parallel-Coupled BPF	501
S. Seok, N. Rolland, and P.-A. Rolland – IEMN	
Via-Less X-Band Stacked Filters on Duroid Substrate	506
Benjamin Lacroix and John Papapolymerou – Georgia Institute of Technology; Kwang Choi and Andrew T. Hunt – nGimat, Inc.	
Packaging and AC Powering of LED Array	512
Weifeng Feng, Yongzhi He, and Frank G. Shi – University of California, Irvine	
Design of Wideband Bandpass Filters Using Si-BCB Technology for Millimeter-Wave Applications	515
Rui Li, Teck Guan Lim, Soon Wee Ho, Yong Zhong Xiong, and Damaruganath Pinjala – Institute of Microelectronics, A*STAR	
Millimeter-Wave/THz Passive Components Design Using Through Silicon Via (TSV) Technology	520
Sanming Hu, Lei Wang, Yong-Zhong Xiong, Jinglin Shi, Bo Zhang, Dan Zhao, Teck Guan Lim, and Xiaojun Yuan – Institute of Microelectronics, A*STAR	
Novel On-Chip Through-Silicon-Via Wilkinson Power Divider	524
Wayne Woods, Hanyi Ding, Guoan Wang, and Alvin Joseph – IBM Corporation	
Design and Fabrication of Bandpass Filters in Glass Interposer with Through-Package-Vias (TPV)	530
Vivek Sridharan, Sunghwan Min, Venky Sundaram, Vijay Sukumaran, Seunghyun Hwang, Hunter Chan, Fuhan Liu, and Rao Tummala – Georgia Institute of Technology; Christian Nopper – STMicroelectronics	
13: Advanced Packaging Technologies	
Chairs: Sam Karikalan – Broadcom Corporation; and Jeffrey A. Knight – Endicott Interconnect Technologies, Inc.	
Chip-Package-Board Co-Design of a 45nm 8-Core Enterprise Xeon Processor	536
Arun Chandrasekhar, David Ayers, Farzaneh Yahyaei-Moayyed, and Chung-Chi Huang – Intel Corporation	
Advanced Surface Laminar Circuit Using New Composite Materials	543
Katsura Hayashi, Kimihiro Yamanaka, Kaoru Kobayashi, Yoshihiro Hosoi, and Masahiro Fukui – Kyocera SLC Technologies Corporation	

Large Area Embedding for Heterogeneous System Integration	550
T. Braun, K.-F. Becker, L. Boettcher, J. Bauer, M. Koch, R. Kahle, A. Ostmann, and R. Aschenbrenner – Fraunhofer IZM; T. Thomas and H. Reichl – Technische Universität Berlin; M. Bründel, J.F. Haag, and U. Scholz – Robert Bosch GmbH	
Through-Package-Via Formation and Metallization of Glass Interposers	557
Vijay Sukumaran, Qiao Chen, Fuhan Liu, Nitesh Kumbhat, Tapobrata Bandyopadhyay, Hunter Chan, Sunghwan Min, Venky Sundaram, and Rao Tummala – Georgia Institute of Technology; Christian Nopper – STMicroelectronics	
Solid-State Bonding of Silicon Chips to Silver Layer Plated on Copper Substrate	564
Chu-Hsuan Sha and Chin C. Lee – University of California, Irvine	
Development of Rigid-Flex and Multilayer Flex for Electronic Packaging	568
Rabindra N. Das, Frank D. Egitto, Bill Wilson, Mark D. Poliks, and Voya R. Markovich – Endicott Interconnect Technologies, Inc.	
Development and Reliability of Ultra-Thin Chip on Plastic Bonding for Flexible Liquid Crystal Displays	575
Yu-Wei Huang and Su-Tsai Lu – Industrial Technology Research Institute (ITRI)	
14: 2nd-Level Interconnect	
Chairs: Senol Pekin – Intel Corporation; and Flynn Carson – STATS ChipPAC	
Effects of Thermal Cycling Parameters on Lifetimes and Failure Mechanism of Solder Interconnections	581
T.T. Mattila, H. Xu, O. Ratia, and M. Paulasto-Kröckel – Aalto University	
High Resolution Analysis of Intermetallic Compounds in Microelectronic Interconnects Using Electron Backscatter Diffraction and Transmission Electron Microscopy	591
M. Krause, B. März, S. Bennemann, and M. Petzold – Fraunhofer IWM	
Solder Joint Reliability Performance of Electroplated SnAg Mini-Bumps for WLCSP Applications	599
Luke England – Fairchild Semiconductor	
Layer Misregistration in PCB and Its Effects on Signal Propagation	605
Lei Shan, Young Kwark, Christian Baks, and Mark Ritter – IBM Corporation; Boping Wu – University of Washington	
Advanced Trench Filling Process by Selective Copper Electrodeposition for Ultra Fine Printed Wiring Board Fabrication	612
Hiroshi Nakano, Hitoshi Suzuki, Toshio Haba, Hiroshi Yoshida, and Haruo Akahoshi – Hitachi, Ltd.; Akira Chinda – Hitachi Cable Ltd.	
Investigation for Electromigration-Induced Hillock in a Wafer Level Interconnect Device	617
Yuan Xiang Zhang and Lihua Liang – Zhejiang University of Technology; Yong Liu – Fairchild Semiconductor Corporation	
3D Mobile CPU System Assembly by Z-Axis Stack Connector Solutions	625
Omer Vikinski and Rami Ben-Ezra – Intel Corporation	
15: High-Speed, Circuit, and 3D Simulation	
Chairs: Henning Braunisch – Intel Corporation; and Michael Lamson – Consultant	
EMI Sources from Mode Conversion in a Telco System High-Speed SERDES	631
Greg Pitner and Daniel N. de Araujo – Ansys Inc.; Isaac Waldron and Minhong Mi – Ansys, Inc.; Bhyrav Mutnury and Nam Pham – IBM Corporation	

A Broadband SSO Modeling for a Weak Signal Return-Path System Based on the Large-Scale Signal-Power Combined Three-Dimensional Full-Wave BEM Solver Model	638
Ryuichi Oikawa – NEC Corporation; Dipanjan Gope and Vikram Jandhyala – Physware, Inc.	
Time-Domain Simulation of System Interconnect Using Convolution and Newton-Raphson Iteration Methods	646
Matteo Cocchini, Wiren Dale Becker, and George Katopis – IBM Corporation; Steven Gary Pytel, Jr. – Ansoft Corporation	
Application of the Latency Insertion Method (LIM) to the Modeling of CDM ESD Event	652
Dmitri Klokotov, Vrashank Shukla, Jose Schutt-Ainé, and Elyse Rosenbaum – University of Illinois, Urbana-Champaign	
Parallel-Distributed Block-LIM-Based Fast Transient Simulation of Tightly Coupled Transmission Lines	657
Yuta Inoue, Tadatoshi Sekine, and Hideki Asai – Shizuoka University	
Efficient Full-Wave Modeling of High Density TSVs for 3D Integration	663
Xiaoxiong Gu and Mark Ritter – IBM Corporation; Boping Wu and Leung Tsang – University of Washington	
Slow Wave and Dielectric Quasi-TEM Modes of Metal-Insulator-Semiconductor (MIS) Structure Through Silicon Via (TSV) in Signal Propagation and Power Delivery in 3D Chip Package	667
Jun So Pak, Jonghyun Cho, Joohee Kim, and Joung Ho Kim – KAIST; Junho Lee, Hyungdong Lee, and Kunwoo Park – Hynix Semiconductor, Inc.	
16: High-Power Lasers and LEDs	
Chairs: Ping Zhou – LDX Optronics, Inc.; and Harry G. Kellzi – Teledyne Microelectronic Technologies	
Solid State Light Tube with Periodic Units of Lateral-Emitting LEDs	673
S.W. Ricky Lee, Rong Zhang, and Wai Lok Leung – Hong Kong University of Science and Technology	
High Power UV-LED-Clusters on Ceramic Substrates	679
Marc Schneider, Christian Herbold, Kay Messerschmidt, Klaus Trampert, and Jürgen J. Brandner – Karlsruhe Institute of Technology	
An Application Specific LED Packaging Module Integrated with Optical, Cooling and Powering Functions	686
Kai Wang, Zhangming Mao, Zongyuan Liu, Fei Chen, Hao Chen, Xiaobing Luo, and Sheng Liu – Wuhan National Laboratory for Optoelectronics, Huazhong University of Science and Technology	
Thermal Management of Mid-Infrared (IR) Quantum Cascade Lasers	693
Satish C. Chaparala, Feng Xie, Catherine Caneau, Lawrence C. Hughes, and Chung-en Zah – Corning, Inc.	
High Thermal Stability of High-Power Phosphor Based White-Light-Emitting Diodes Employing Ce:YAG-Doped Glass	700
Chun-Chin Tsai, Cheng-Hsun Chung, Jimmy Wang, Wei-Chih Cheng, Ming-Hung Chen, Jyun-Sian Liou, Jao-Hwa Kuang and Wood-Hi Cheng – Sun Yat-Sen University; Jin-Kai Chang and Yi-Cheng Hsu – Pingtung University; Shang-Chao Hung – Shin Chien University; Chao-Wei Lee, Hung-Lieh Hu, and Shang-Chao Hung, Chao-Wei Lee, Hung-Lieh Hu, and Sheng-Bang Huang – Industrial Technology Research Institute (ITRI)	
Through Silicon Via-Hole-Based Thin-Film Light Emitting Diodes	704
Shengjun Zhou – Shanghai Jiao Tong University; Sheng Liu – Shanghai Jiao Tong University, Huazhong University of Science & Technology; Bin Cao – Huazhong University of Science & Technology	
Both Sides Cooled Packages for High-Power Diode Laser Bars	708
Michael Leers, Thomas Westphalen, and Eric Liermann – Fraunhofer ILT	

17: RF Packaging, Material, and Charaterization

Chairs: Amit P. Agrawal – Cisco Systems, Inc.; and Mahadevan K. Iyer – Texas Instruments, Inc.

Temperature Dependence of Thin Film Spiral Inductors on Alumina over a Temperature Range of 25° to 475° C	713
George E. Ponchak, Jennifer L. Jordan, and Maximilian C. Scardelletti – NASA Glenn Research Center	
Integrated Power Electronics Using a Ferrite-Based Low-Temperature Co-Fired Ceramic Materials System	720
Alex Roesler, Josh Schare, and Chad Hettler – Sandia National Laboratories; Dave Abel, George Slama, and Daryl Schofield – NASCENTechnology	
Conductor Surface-Roughness Effect in the Loss Tangent Measurement of Low-Loss Organic Substrates from 30 GHz to 70 GHz	727
Carlos Donado Morcillo, Swapan K. Bhattacharya, and John Papapolymerou – Georgia Institute of Technology; Allen Horn – Rogers Corporation	
A Minimally Invasive Wideband Mixed-Mode Detector for mm-Wave BIST Applications	735
Said Rami and William R. Eisenstadt – University of Florida; Andrea Paganini – IBM Corporation	
Terahertz Packaging: Study of Substrates for Novel Componenet Designs	744
Jose A. Hejase, Pavel R. Paladhi, and Prem Chahal – Michigan State University	
Degradation of Leakage Currents in Solid Tantalum Capacitors under Steady-State Bias Conditions	752
Alexander Teverovsky – Dell Perot Systems	
Chip-Last Embedded Actives and Passives in Thin Organic Package for 1-110 GHz Multi-Band Applications	758
Fuhua Liu, Venky Sundaram, Sunghwan Min, Vivek Sridharan, Hunter Chan, Nitesh Kumbhat, Baik-Woo Lee, and Rao Tummala – Georgia Institute of Technology; Dirk Baars, Scott Kennedy, and Sankar Paul – Rogers Corporation	

18: Materials and Processing for 3D Packaging

Chairs: Kwang-Lung Lin – National Cheng Kung University; and Rajen Chanchani – Sandia National Laboratory

Low Temperature PECVD of Dielectric Films for TSV Applications	764
D. Archard, K. Giles, A. Price, S. Burgess, and K. Buchanan – SPTS UK	
A Comparison of Thin Film Polymers for Wafer Level Packaging	769
Michael Töpper, Thorsten Fischer, Tobias Baumgartner, and Herbert Reichl – Fraunhofer IZM	
Fast Electroplating TSV Process Development for the Via-Last Approach	777
H.Y. Li, E. Liao, and X.F. Pang – Institute of Microelectronics, A*STAR; H. Yu, X.X. Yu, and J.Y. Sun – Shanghai Sinyang Semiconductor Materials Co., Ltd.	
Effect of Ag Grain Size on High Temperature Joint Formation in Ag-In System	781
Pin J. Wang – Intel Corporation; Chu-Hsuan Sha and Chin C. Lee – University of California, Irvine	
Multi Channel High Aspect Ratio Glass Microelectrode Array for Neuroprosthetic Applications	789
Sandeep Negi and Rajmohan Bhandari – Blackrock Microsystems	
Tungsten as a CMOS Compatible Catalyst for the Metal-Assisted Chemical Etching of Silicon to Create 2D and 3D Nanostructures	794
Owen Hildreth, Carlos Alvarez, and C.P. Wong – Georgia Institute of Technology	

3D Interconnection Process Development and Integration with Low Stress TSV	798
T.T. Chua, S.W. Ho, H.Y. Li, C.H. Khong, E.B. Liao, S.P. Chew, W.S. Lee, L.S. Lim, and X.F. Pang – Institute of Microelectronics, A*STAR; S.L. Kriangsak, C. Ng, S. Nathapong, and C.H. Toh – United Test and Assembly Center, Ltd.	
19: Embedded Device and MEMS Technology	
Chairs: Joseph W. Soucy – Draper Laboratory; and Charles Banda – Laboratory for Physical Sciences	
Chip Embedding Technology Developments Leading to the Emergence of Miniaturized System-in-Packages	803
Dionysios Manessis and Herbert Reichl – Technische Universität Berlin; Lars Boettcher, Andreas Ostmann, and Rolf Aschenbrenner – Fraunhofer IZM	
Three Dimensional Air-Gap Structures for MEMS Packaging	811
Rajarshi Saha, Nathan Fritz, Sue Ann Bidstrup-Allen, and Paul A. Kohl – Georgia Institute of Technology	
Demonstration of a Novel Hybrid Silicon-Resin High Density Interconnect (HDI) Substrate	816
B. Smith, P. Kwok, J. Thompson, A. Mueller, and L. Racz – Draper Laboratory	
3D Integration of CMOS and MEMS Using Mechanically Flexible Interconnects (MFI) and Through Silicon Vias (TSV)	822
Hyung Suk Yang and Muhammed S. Bakir – Georgia Institute of Technology	
A Novel Die to Wafer (D2W) Collective Bonding Method for MEMS and Electronics Heterogeneous 3D Integration	829
Won Kyoung Choi, C.S. Premachandran, Ling Xie, Siong Chiew Ong, Johnny Han He, Guan Jie Yap, and Aibin Yu – Institute of Microelectronics, A*STAR	
DC/DC Converter 3D Assembly for Autonomous Sensor Nodes	834
Thierry Hilt, Hervé Boutry, Rémi Franiatte, Frédéric Rothan, and Nicolas Sillon – CEA-LETI; Frank Stam, Alan Mathewson, Ningning Wang, Cian O-Mathuna, and Kenneth Rodgers – Tyndall National Institute	
Hot Forming of Micro Glass Cavities for MEMS Wafer Level Hermetic Packaging	840
Jintang Shang, Junwen Liu, Chao Xu, Di Zhang, Boying Chen, Qing-An Huang, and Jieying Tang – Southeast University	
20: Interconnection and Bonding for 3D/TSV	
Chairs: James Lu – Rensselaer Polytechnic Institute; and Voya Markovich – Endicott Interconnect Technologies, Inc.	
High Density Interconnect at 10µm Pitch with Mechanically Keyed Cu/Sn-Cu and Cu-Cu Bonding for 3-D Integration	846
Jason D. Reed, Matthew Lueck, Chris Gregory, Alan Huffman, John M. Lannon, Jr., and Dorota Temple – RTI International	
Intermetallic Cu₃Sn as Oxidation Barrier for Fluxless Cu-Sn Bonding	853
H. Liu, K. Wang, K. Aasmundtveit, and N. Hoivik – Vestfold University College	
Cu/Sn Microbumps Interconnect for 3D TSV Chip Stacking	858
Rahul Agarwal, Wenqi Zhang, Paresh Limaye, Riet Labie, Biljana Dimcic, Alain Phommahaxay, and Philippe Soussan – IMEC	
IMC Bonding for 3-D Interconnection	864
K. Sakuma, K. Sueoka, S. Kohara, K. Matsumoto, H. Noma, T. Aoki, Y. Oyama, H. Nishiwaki, P.S. Andry, C.K. Tsang, J.U. Knickerbocker, and Y. Orii – IBM Corporation	
Modified Diffusion Bonding for Both Cu and SiO₂ at 150°C in Ambient Air	872
Akitsu Shigetou – National Institute for Materials Science (NIMS); Tadatomo Suga – University of Tokyo	

Copper Direct Bonding: An Innovative 3D Interconnect	878
Pierric Gueguen, Léa Di Cioccio, Marc Zussy, Jérôme Dechamp, Laurent Bally, and Laurent Clavelier – CEA LETI-Minatec; Panagiota Morfouli – IMEP-LAHC	
Three Chips Stacking with Low Volume Solder Using Single Re-Flow Process	884
Navas Khan, David Ho Soon Wee, Ong Siong Chiew, Cheryl Sharmani, Li Shiah Lim, Hong Yu Li, and Shekar Vasarala – Institute of Microelectronics, A*STAR	
 21: Solder Joint Reliability Characterization	
Chairs: Donna M. Noctor – Siemens Industry, Inc.; and Tim Chaudhry – Broadcom Corporation	
Prognostics Using Kalman-Filter Models and Metrics for Risk Assessment in BGAs Under Shock and Vibration Loads	889
Pradeep Lall and Ryan Lowe – Auburn University; Kai Goebel – NASA Ames Research Center	
A New Drop Test Vehicle for a Uniform Shock Response	902
Dongji Xie, David Geiger, Dongkai Shangguan, and Billy Hu – Flextronics; Bill Werner – Trimble Navigation Limited	
Effect of Temperature on Transition in Failure Modes for High Speed Impact Test of Solder Joint and Comparison with Board Level Drop Test	908
Pradosh Guruprasad and James Pitarresi – Binghamton University; Bob Sykes – XYZTEC bv	
Investigation of Pb-Free Solder Interconnect under Drop Impact by Ball Pull and Ball Shear Tests	916
Soon-Wan Chung and Mi-Jin Kim – Samsung Electronics	
Investigation of Joule Heating Effect in Various Stages of Electromigration in Flip-Chip Solder Joints by Infrared Microscopy	922
Hsiang-Yao Hsiao and Chih Chen – National Chiao Tung University; D.J. Yao – National Tsing Hua University	
Effects of Corner and Edgebond Epoxy Adhesives on Board Level Solder Joint Reliability of BGA Mezzanine Connectors	926
Fubin Song, Chaoran Yang, H.L. Henry Wu, C.C. Jeffery Lo, and S.W. Ricky Lee – Hong Kong University of Science and Technology; Keith Newman – Oracle	
Thermal Shock and Drop Test Performance of Lead-Free Assemblies with No-Underfill, Corner-Underfill and Full-Underfill	935
Bankiim V. Chheda and S. Manian Ramkumar – CEMA-RIT; Reza Ghaffarian – Jet Propulsion Laboratory	
 22: Nanotechnology and Advanced Packaging	
Chairs: Diptarka Majumdar – Sun Chemical Corporation; and Daniel D. Lu – Henkel Corporation	
Integration of Horizontal Carbon Nanotube Devices on Silicon Substrate Using Liquid Evaporation	943
Zhiyong Xiao, Yang Chai, Yuan Li, Minghui Sun, and Philip C.H. Chan – Hong Kong University of Science and Technology	
Precision Material Deposition for SiP Manufacturing Using Jetting Processes	948
K.-F. Becker, A. Kurz, and H. Reichl – Technische Universität Berlin; M. Koch, J. Bauer, and T. Braun – Fraunhofer IZM	
Electroplating of Cu-NT onto Metallic Substrates	955
Mary Sullivan, Min Zheng, and Bob Hilty – Tyco Electronics	
Nano-Integrated Adhesive for Cryogenic Packaging (4K) of Harsh Environment Electronics	960
Ranjith Samuel E. John and Ajay P. Malshe – University of Arkansas; Vladimir Dotsenko, Jean Delmas, Robert Webber, and Deepnarayan Gupta – Hypres, Inc.	

Vertically Aligned Carbon Nanotubes for Thermal Interface Materials: Quality Control, Alignment Improvement and Laser Flash Measurement	967
Wei Lin and C.P. Wong – Georgia Institute of Technology	
Sintered Conductive Adhesives for High-Temperature Packaging	973
Matt Wrosch and Arsenia Soriano – Creative Electron, Inc	
Effect of Ni-Coated Carbon Nanotubes on the Microstructure and Properties of a Sn-Ag-Cu Solder	979
Y.D. Han, L.Y. Xu, and H.Y. Jing – Tianjin University; C.M. Tan – Nanyang Technological University, Singapore Institute of Manufacturing Technology; S.M.L. Nai and J. Wei – Singapore Institute of Manufacturing Technology	
23: Organic and Bio Electronics	
Chairs: Dave Peard – Henkel Corporation; and Isaac Robin Abothu – Sonavation, Inc.	
Inkjet Printed Organic Transistors for Sustainable Electronics	985
G. Orecchini – Georgia Institute of Technology, University of Perugia; R. Zhang, J. Agar, D. Staiculescu, M.M. Tentzeris, and C.P. Wong – Georgia Institute of Technology; L. Roselli – University of Perugia	
Characterization of ICA Attachment of SMD on Inkjet-Printed Substrates	990
Juha Niittynen, Ville Pekkanen, and Matti Mäntysalo – Tampere University of Technology	
Investigation of Chemical De-Burring and Subsequent Plasma Cleaning of Mechanically Punched Micro Via Array Fabricated in LCP Substrate	998
Mohammad K. Chowdhury and Ajay P. Malshe – University of Arkansas; Li Sun and Shawn Cunningham – WiSpry, Inc.	
Assembly of a Polymer Lab-on-Chip Device for Impedimetric Measurements of D-Dimers in Whole Blood	1004
A. Ohlander and C. Strohhöfer – Fraunhofer IZM; K. Bock – Technische Universität Berlin, Fraunhofer IZM; S.M. Scott and Z. Ali – Teesside University; Peter Musil and Jan Kyselovic – Comenius University	
Parylene-C Based Flexible Interface for Neuroprosthetic Applications	1010
Rajmohan Bhandari, Sandeep Negi, and R. Van Wagenen – Blackrock Microsystems; Florian Solzbacher – Blackrock Microsystems, University of Utah	
Biochemical Sensing with an Arrayed Silicon Nanowire Platform	1015
R. Ravindran, J.A. Sadie, K.E. Scarberry, H.S. Yang, M.S. Bakir, J.F. McDonald, and J.D. Meindl – Georgia Institute of Technology	
Biofluid Behaviour in 3D Microchannel Systems: Numerical Analysis and Design Development of 3D Microchannel Biochip Separators	1021
Xiangdong Xue, Mayur K. Patel, and Chris Bailey – University of Greenwich; Silvia Marson and Usama M. Attia – Cranfield University; William O'Neill – University of Cambridge; David Topham – Brunel University; Marc P.Y. Desmulliez – Heriot-Watt University	
24: Manufacturing Aspects of 3D	
Chairs: Claudius Feger – IBM Corporation; and Tom Poulin – Aerie Engineering	
TSV Manufacturing Yield and Hidden Costs for 3D IC Integration	1031
John H. Lau – Industrial Technology Research Institute (ITRI)	
Assembly and Reliability Characterization of 3D Chip Stacking with 30µm Pitch Lead-Free Solder Micro Bump Interconnection	1043
Chau-Jie Zhan, Chun-Chih Chuang, Jing-Ye Juang, Su-Tsai Lu, and Tao-Chih Chang – Industrial Technology Research Institute (ITRI)	

Self-Assembly Technology for Reconfigured Wafer-to-Wafer 3D Integration	1050
T. Fukushima, E. Iwata, K.-W. Lee, T. Tanaka, and M. Koyanagi – Tohoku University	
A New Plasma Source for Next Generation MEMS Deep Si Etching: Minimal Tilt, Improved Profile Uniformity and Higher Etch Rates	1056
Richard Barnett, Dave Thomas, Yiping Song, David Tossell, Tony Barrass, and Oliver Ansell – SPP Process Technology Systems	
Thermal and Electrical Characterization of eWLB (Embedded Wafer Level BGA)	1060
Seung Wook Yoon, Roger Emigh, Kai Liu, Sin Jae Lee, Ray Coronado, and Flynn Carson – STATS ChipPAC, Inc.	
Development of an 18 x 18 mm Package-on-Package Using C4NP Flip Chip Attach and Back Side Grind	1065
Stephen MacQuarrie, Eiji Ohno, and Luc Ouellet – IBM Corporation	
Effect of Material Properties on PoP Top Package Warpage Behaviors	1071
Myung Jin Yim, Richard Strode, Ravikumar Adimula, and Chan Yoo – Numonyx	
25: TSV Processing, Characterization and Integration	
Chairs: John Knickerbocker – IBM Corporation; and Rozalia Beica – Applied Materials	
Development and Characterisation of a 3D Technology Including TSV and Cu Pillars for High Frequency Applications	1077
J. Charbonnier, R. Hida, D. Henry, S. Cheramy, P. Chausse, M. Neyret, O. Hajji, G. Garnier, C. Brunet-Manquat, P.H. Haumesser, L. Vandroux, and R. Anciaut – CEA LETI-Minatec	
Enabling 10µm Pitch Hybrid Cu-Cu IC Stacking with Through Silicon Vias	1083
Cedric Huyghebaert, Jan Van Olmen, Okoro Chukwudi, Jens Coenen, Anne Jourdain, Marc Van Cauwenbergh, Rahul Agarwahal, Alain Phommahaxay, Michele Stucchi, and Philippe Soussan – IMEC	
Studies on Electrical Performance and Thermal Stress of a Silicon Interposer with TSVs	1088
Masahiro Sunohara, Hideaki Sakaguchi, Akihito Takano, Rie Arai, Kei Murayama, and Mitsutoshi Higashi – Shinko Electric Industries Co., Ltd.	
Low-Cost TSV Process Using Electroless Ni Plating for 3D Stacked DRAM	1094
Masaya Kawano, Nobuaki Takahashi, Masahiro Komuro, and Satoshi Matsui – NEC Corporation	
Electrical Characterization of 3D Through-Silicon-Vias	1100
F. Liu, X. Gu, K.A. Jenkins, E.A. Cartier, Y. Liu, P. Song, and S.J. Koester – IBM Corporation	
Adhesion Improvement for Polymer Dielectric to Electrolytic-Plated Copper	1106
Yangyang Sun, Xiao Li, Jaspreet Gandhi, Shijian Luo, and Tom Jiang – Micron Technology, Inc.	
Process Characterization Vehicles for 3D Integration	1112
David V. Campbell – Sandia National Laboratories	
26: Assembly Challenges and Solutions	
Chairs: Sylvain Ouimet – IBM Canada, Ltd.; and Jie Xue – Cisco Systems, Inc.	
Methodology for Predicting C4 Non-Wets During the Chip Attach Process	1117
Vijay D. Khanna and Sri M. Sri-Jayantha – IBM Corporation	
Studies on Various 2-Metal Chip-on-Flex (COF) Packaging Methods	1125
Kyoung-Lim Suk and Kyung-Wook Paik – KAIST; Jong-Soo Kim – STEMCO, Ltd.	

Sensitivity Analysis of Pb Free Reflow Profile Parameters Toward Flip Chip on Silicon Assembly Yield, Reliability and Intermetallic Compound Characteristics	1132
Zhaozhi Li and John L. Evans – Auburn University; Sangil Lee and Daniel F. Baldwin – Georgia Institute of Technology; Brian J. Lewis and Paul N. Houston – Engent, Inc.; Gene Stout and Ted Tessier – Flip Chip International, LLC	
Assembly and Reliability of Advanced Packaging Technologies in High Speed Networking Applications	1139
John Savic, Percy Aria, Judy Priest, Mudasir Ahmad, Ken Hubbard, Real Pomerleau, Sue Teng, Mohan Nagar, and Jie Xue – Cisco Systems, Inc.	
Non-Wet Solder Joint Detection in Processor Sockets and BGA Assemblies	1147
Asaad F. Said and Lina J. Karam – Arizona State University; Bonnie L. Bennett, Francis Toth, and Jeff Pettinato – Intel Corporation	
Cu Wire Bonding for Fine Pitch 65nm Silicon Integrated Circuits	1154
Qwai Low and John Osenbach – LSI Corporation; Yong Seok Yang, Kyeong Sool Seong, and Seok Ho Na – Amkor Technology, Korea	
Study of a Practicable Wire Bonding Method for Applying Copper Wire Bond to Large-Scale Integrated Circuits	1159
Yingwei Jiang – Tianjin Polytechnic University; Freescale Semiconductor, Inc.; Ronglu Sun – Tianjin Polytechnic University; Sonder Wang, Ding Min, and Weimin Chen – Freescale Semiconductor, Inc.	
27: Modeling Time-Dependent Phenomena	
Chairs: Xuejun Fan – Lamar University; and L. J. Ernst – Delft University of Technology	
Novel Sequential Electro-Chemical and Thermo-Mechanical Simulation Methodology for Annular Through-Silicon-Via (TSV) Design	1166
B. Xie, X.Q. Shi, C.H. Chung, and S.W.R. Lee – ASTRI	
A Multidisciplinary Approach for Effective Packaging of MEMS Accelerometer	1173
Jian Wen, Vijay Sarihan, Bill Myers, and Gary Li – Freescale Semiconductor	
Predicting Crack Initiation and Propagation Using XFEM, CZM and Peridynamics: A Comparative Study	1178
Abigail Agwai, Ibrahim Guven, and Erdogan Madenci – University of Arizona	
Board Level Drop Impact Simulation and Test for Development of Wafer Level Chip Scale Package	1186
Yong Liu, Qiuxiao Qian, Jihwan Kim, and Stephen Martin – Fairchild Semiconductor Corporation	
Self-Organized Mapping of Failure Modes in Portable Electronics Subjected to Drop and Shock	1195
Pradeep Lall, Prashant Gupta, and Dhananjay Panchagade – Auburn University	
Investigation of the Solder Joint Fatigue Life in Combined Vibration and Thermal Cycling Tests	1209
Tilman Eckert, Michael Krüger, Wolfgang H. Müller, and Herbert Reichl – Technische Universität Berlin; Nils F. Nissen – Fraunhofer IZM	
The Effect of Copper Trace Routing on the Drop Test Reliability of BGA Modules	1217
Frank Kraemer and Steffen Wiese – Fraunhofer CSP; Sven Rzepka – Fraunhofer ENAS; Jens Lienig – Technische Universität Dresden	

28: Adhesives, Underfill and Encapsulants

Chairs: Mark Poliks – Endicott Interconnect Technologies, Inc.; and Don Frye – Henkel Corporation

Novel PDMS(Silicone)-in-PDMS(Silicone): Low Cost Flexible Electronics without Metallization	1226
Joshua C. Agar, Katy J. Lin, Rongwei Zhang, Jessica Durden, Kyoung-Sik Moon, and C.P. Wong – Georgia Institute of Technology	
Nanofluids, Nanogels and Nanopastes for Electronic Packaging	1231
Rabindra N. Das, Varaprasad Calmidi, Mark D. Poliks, and Voya R. Markovich – Endicott Interconnect Technologies, Inc.	
Novel Adhesive Development for CMOS-Compatible Thin Wafer Handling	1239
K. Tamura, K. Nakada, N. Taneichi, and C. Rosenthal – Tokyo Ohka Kogyo Co., Ltd.; P. Andry and J. Knickerbocker – IBM Corporation	
Thiol Based Self Assembly Molecular Layer for Reliable Cu-Epoxy Interface	1245
Cell K.Y. Wong, Peng He, and Matthew M.F. Yuen – Hong Kong University of Science and Technology	
Molded Underfill (MUF) Technology for Flip Chip Packages in Mobile Applications	1250
M. Joshi, R. Pendse, V. Pandey, T.K. Lee, I.S. Yoon, J.S. Yun, Y.C. Kim, and H.R. Lee – STATS ChipPAC, Inc.	
Photo-Patternable Non-Conductive Adhesives (NCAs) for Electronic Packaging Applications	1258
Il Kim, Young Ook Cho, Jin-Baek Kim, and Kyung-Wook Paik – KAIST	
Generalized Hybrid Modeling to Estimate Chemical Shrinkage and Modulus Evolution at Arbitrary Temperatures	1262
Yong Wang and Bongtae Han – University of Maryland	

29: Innovations in Reliability Characterization

Chairs: Keith Newman – Sun Microsystems; and Sridhar Canumalla – Microsoft Corporation

Direct Measurement of Local Stress in First-Level Flip-Chip Organic Packages	1266
Ijeoma Nnebe, Soojae Park, and Claudius Feger – IBM Corporation	
TSV Stress Testing and Modeling	1273
Masazumi Amagai and Yutaka Suzuki – Texas Instruments, Japan	
Characterization of Microprocessor Chip Stress Distributions During Component Packaging and Thermal Cycling	1281
Jordan Roberts, Safina Hussain, M. Kaysar Rahim, Mohammad Motalab, Jeffrey C. Suhling, Richard C. Jaeger, and Pradeep Lall – Auburn University; Ron Zhang – Oracle	
Micro Structure Analysis for System in Package Components – Novel Tools for Fault Isolation, Target Preparation, and High-Resolution Material Diagnostics	1296
M. Petzold, F. Altmann, M. Krause, R. Salzer, and C. Schmidt – Fraunhofer Institute for Mechanics of Materials; S. Martens and W. Mack – Infineon Technologies AG; H. Dömer – Carl Zeiss NTS GmbH; A. Nowodzinski – CEA-LETI Minatec	
Micromechanics and Damage Processes in Interconnect Structures	1303
A.W. Hsing and R.H. Dauskardt – Stanford University; A.V. Kearney, L. Li, J. Xue, and M. Brillhart – Cisco Systems	
Electro Optical Terahertz Pulse Reflectometry – An Innovative Fault Isolation Tool	1309
Yongming Cai, Zhiyong Wang, Rajen Dias, and Deepak Goyal – Intel Corporation	
Multi-Terminal Low Inductance Capacitor Delamination Failure	1316
Steve Ostrander, Jennifer Muncy, Joseph Ross, and Sylvain Ouimet – IBM Corporation; Lauren Pfeifer – Alfred University	

30: Nano and Green Electronics

Chairs: Vasudeva P. Atluri – Renavitas Technologies; and Debendra Mallik – Intel Corporation

Graphene For Ultracapacitors	1323
K. Moon, Z. Li, Y. Yao, Z. Lin, Q. Liang, J. Agar, M. Song, M. Liu, and C.P. Wong – Georgia Institute of Technology	
Inductance Properties of Silicon-in-Grown Horizontal Carbon Nanotubes	1329
Minghui Sun, Zhiyong Xiao, Yang Chai, Yuan Li, and Philip C.H. Chan – Hong Kong University of Science and Technology	
Enhancement of Electrical Properties in the Cuprous Oxide Films Doped with Single Wall Carbon Nanotubes	1335
Jung Joon Yoo and Jin Yu – KAIST; Jae Yong Song – Korea Research Institute of Standards and Science	
Active-Matrix OLED Display Backplanes Using Transfer-Printed Microscale Integrated Circuits	1339
C.A. Bower, E. Menard, and S. Bonafede – Semprius, Inc.; J.W. Hamer and R.S. Cok	
Effect of Die-Attach Material on Performance and Reliability of High-Power Light-Emitting Diode Modules	1344
Xin Li and Xu Chen – Tianjin University; Guo-Quan Lu – Tianjin University, Virginia Tech	
Low Thermal Resistance LED Light Source with Vapor Chamber Coupled Fin Heat Sink	1347
Xiaobing Luo, Run Hu, Tinghui Guo, Xiaolei Zhu, Wen Chen, Zhangming Mao, and Sheng Liu – Huazhong University of Science & Technology	
Energy Harvesting Using RF MEMS	1353
Yunhan Huang, Ravi Doraiswami, Michael Osterman, and Michael Pecht – University of Maryland	

31: Processes for 3D Integration

Chairs: Christopher Bower – Semprius, Inc.; and Subhash L. Shinde – Sandia National Laboratory

Vertical Metal Interconnect Thanks to Tungsten Direct Bonding	1359
Léa Di Cioccio, Pierrick Gueguen, Etienne Grouiller, Laurent Vandroux, Vincent Delaye, and Laurent Clavelier – CEA LETI-Minatec; Maurice Rivoire and Jean-François Lugand – STMicroelectronics	
Low Temperature Bumpless Cu-Cu Bonding Enhancement with Self Assembled Monolayer (SAM) Passivation for 3-D Integration	1364
Dau Fatt Lim and Chuan Seng Tan – Nanyang Technological University; Jun Wei – Singapore Institute of Manufacturing Technology (SIMTech); Chee Mang Ng – Globalfoundries	
Insertion Bonding: A Novel Cu-Cu Bonding Approach for 3D Integration	1370
Chukwudi Okoro – IMEC, K.U. Leuven; Rahul Agarwal, Paresh Limaye, Bart Vandevelde, and Eric Beyne – IMEC; Dirk Vandepitte – K.U. Leuven	
3D Chip Stacking & Reliability Using TSV-Micro C4 Solder Interconnection	1376
K.Y. Au, S.L. Kriangsak, X.R. Zhang, W.H. Zhu, and C.H. Toh – United Test and Assembly Center, Ltd.	
Evaluation of Thin Wafer Processing Using a Temporary Wafer Handling System as Key Technology for 3D System Integration	1385
K. Zoschke, M. Wegner, M. Wilke, N. Jürgensen, C. Lopper, I. Kuna, V. Glaw, M.J. Wolf, O. Ehrmann, and H. Reichl – Fraunhofer IZM; J. Röder and O. Wünsch – Technical University, Berlin	
CMOS Compatible Thin Wafer Processing Using Temporary Mechanical Wafer, Adhesive and Laser Release of Thin Chips/Wafers for 3D Integration	1393
Bing Dang, Paul Andry, Cornelia Tsang, Joana Maria, Robert Polastre, Robert Trzcinski, Aparna Prabhakar, and John Knickerbocker – IBM Corporation	

Fine Pitch Chip Interconnection Technology for 3D Integration	1399
Jihwan Hwang, Jongyeon Kim, Woonseong Kwon, Unbyoung Kang, Taeje Cho, and Sayoon Kang – Samsung Electronics Co., Ltd.	
32: Fine Pitch Flip Chip	
Chairs: Prema Palaniappan – Texas Instruments, Inc.; and Akitsu Shigetou – National Institute for Materials Science	
Reliability of Cu Pillar Bumps for Flip-Chip Packages with Ultra Low-k Dielectrics	1404
Yiwei Wang, Kuan H. Lu, Jay Im, and Paul S. Ho – University of Texas, Austin	
Compliant, Copper Based Chip to Substrate Connections	1411
Hyo-Chol Koo, C. Hunter Lightsey, Ping An, and Paul A. Kohl – Georgia Institute of Technology	
Self-Replicating Process for Micro Interconnect Array Pattern Using Solder/Polymer Hybrid Materials	1416
Kiyokazu Yasuda – Nagoya University	
Cu Pillars on Substrates – A Low-Cost Alternative for the Next Generation of Flip Chip Packaging Technology	1422
D. Gupta, H. Sato, and Y. Nakadaira – Tessera, Inc.	
A Package Demonstration with Solder Free Compliant Flexible Interconnects.	1429
I. Shubin, A. Chow, J. Cunningham, M. Giere, N. Nettleton, N. Pinckney, J. Shi, J. Simons, R. Hopkins, J. Mitchell, and D. Douglas – Oracle; E.M. Chow, D. DeBruyker, B. Cheng, and G. Anderson – Palo Alto Research Center (PARC)	
Effects of Fine Size Lead-Free Solder Ball on the Interfacial Reactions and Joint Reliability	1436
Yong-Sung Park and Yong-Min Kwon – KAIST; Jeong-Tak Moon, Young-Woo Lee, Jae-Hong Lee, and Kyung-Wook Paik – MK Electron Co., Ltd.	
Solidification Behavior of Lead Free and Tin Lead Solder Bumps	1442
Robert Darveaux, Corey Reichman, and Parul Agrawal – Amkor Technology, Inc.	
33: High-Speed Characterization and Signaling	
Chairs: Bruce Kim – The University of Alabama; and Zhaoqing Chen – IBM Corporation	
Extending Lower-Cost Packaging Technology into Next Generation Signaling: Techniques and Considerations	1448
Matt Doyle, Jerry Bartley, Richard Ericson, Mark Bailey, Phil Germann, and George Zettles – IBM Corporation	
Low-Impedance Evaluation of Power Distribution Network for Decoupling Capacitor Embedded Interposers of 3-D Integrated LSI System	1455
Katsuya Kikuchi and Masahiro Aoyagi – National Institute of AIST; Chihiro Ueda and Kanji Otsuka – Meisei University; Koichi Takemura, Osamu Shimada, Toshio Gomyo, Yukiharu Takeuchi, Toshikazu Ookubo, and Kazuhiro Baba – ASET; Toshio Sudo – Institute of Technology	
Electrical Characterization of Wafer Level Fan-Out (WLFO) Using Film Substrate for Low Cost Millimeter Wave Application	1461
Seung Jae Lee, Sang Won Kim, Nozad Karim, Brett Dunlap, Boo Yang Jung, Ki Cheol Bae, Ji Heon Yu, Young Suk Chung, Chan Ha Hwang, Jin Young Kim, and Choon Heung Lee – Amkor Technology, Korea	
Reduce Simultaneous Switching Jitter in Number, Spatial, Time, and Frequency Dimensions	1468
Hui Liu, Hong Shi, and John Xie – Altera Corporation	
Spiral Via Structure in a BGA Package to Mitigate Discontinuities in Multi-Gigabit SERDES System	1474
Namhoon Kim, Hongsik Ahn, Chris Wyland, Ray Anderson, and Paul Wu – Xilinx, Inc.	

A Low-Cost QFP Design for over 8Gbps SerDes Applications with Inductive Return Path Co-Planar Waveguide Built into the Lead Frame	1479
Ryuichi Oikawa – NEC Corporation	
In-Situ Characterization of 3D Package Systems with On Chip Measurements	1485
Dan Oh, Hai Lan, Chris Madden, Sam Chang, Ling Yang, and Ralf Schmitt – Rambus, Inc.	
34: Solder and Interconnect Enhancement	
Chairs: Darvin R. Edwards – Texas Instruments, Inc.; and Mikel Miller – Texas Instruments, Inc.	
Reduction of Lead Free Solder Aging Effects Using Doped SAC Alloys	1493
Zijie Cai, Yifei Zhang, Jeffrey C. Suhling, Pradeep Lall, R. Wayne Johnson, and Michael J. Bozack – Auburn University	
Effects of PCB Design Variations on Bend and ATC Performance of Lead-Free Solder Joints	1512
Hongtao Ma, Kuo-Chuan Liu, Tae-Kyu Lee, and Dong Hyun Kim – Cisco Systems, Inc.	
Effects of Microstructure Evolution on Damage Accumulation in Lead Free Solder Joints	1518
Linlin Yang and Peter Borgesen – Binghamton University; Liang Yin and Brian Roggeman – Universal Instruments Corporation	
Improved Reliability of Sn-Ag-Cu-In Solder Alloy by the Addition of Minor Elements	1524
A-Mi Yu, Jae-Won Jang, and Mok-Soon Kim – Inha University; Jun-Ki Kim – KITECH; Jong-Hyun Lee – Seoul National University of Technology	
Effects of Isothermal Aging and In-Situ Current Stress on the Reliability of Lead-Free Solder Joints	1529
Anurag Bansal, Tae-Kyu Lee, Kuo-Chuan Liu, and Jie Xue – Cisco Systems, Inc.	
Investigation of Bump Crack and Deformation on Pb-Free Flip Chip Packages	1536
Jeremias Libres and J. Carlos Arroyo – Texas Instruments, Inc.	
Pd Effects on the Reliability in the Low Cost Ag Bonding Wire	1541
Jong Soo Cho – MK Electron Co., Ltd.; Seoul National University; Kyeong Ah Yoo, Sung Jae Hong, and Jeong Tak Moon – MK Electron Co., Ltd.; Yong Je Lee, Wongil Han, Hanki Park, and Seung Weon Ha – Samsung Electronics; Seong Bum Son, Suk-Hoon Kang, and Kyu-Hwan Oh – Seoul National University	
35: Embedded RF Devices and Modules	
Chairs: Rockwell Hsu – Wilinx Corporation; and Nanju Na – IBM Corporation	
Embedded RF Passives Technology Using a Combination of Multilayer Organic Package Substrate and Silicon-Based Integrated Passive Devices	1547
Telesphor Kamgaing, Reed Vilhauer, Vijay Nair, and Debabani Choudhury – Intel Corporation	
Inkjet-Printed System-on-Paper/Polymer “Green” RFID and Wireless Sensors	1552
M.M. Tentzeris, R. Vyas, V. Lakafosis, A. Traille, and A. Rida – Georgia Institute of Technology; G. Shaker – University of Waterloo	
Die Thickness Effects in RF Front-End Module Stack-Die Assemblies	1556
Kai Liu, Yong Taek Lee, Hyun Tai Kim, Gwang Kim, Hlaing Ma Phoo Pwint, and Billy Ahn – STATS ChipPAC, Inc.; Robert Frye – RF Design Consulting, LLC	
Integrated AlGaN/GaN HEMTs in MCM-D Technology	1562
Rui Liu – IMEC, K.U. Leuven; Dominique Schreurs and Robert Mertens – K.U. Leuven; Walter De Raedt, Frederik Vanaverbeke, Jo Das, and Marianne Germain – IMEC	
A Low-Cost High-Density Substrate Technology for Wireless-Related Applications	1568
Ruonan Wang, Robin Lou, Kevin Cheng, Yeung Yeung, Lydia Leung, Jyh-Rong Lin, and Tom Chung – ASTRI	

Ultra Thin Die Embedding Technology with 20μm-Pitch Interconnection	1575
T. Funaya – NEC Corporation; T. Buisson, I. De Preter, E. Beyne, and F. Iker – IMEC	
Compact Dual-Band LTCC UWB Bandpass Filter Using Independent Transmission Zeros Technology	1581
Seong J. Cheon, Jun H. Park, Sung P. Lim, and Jae Y. Park – Kwangwoon University; Yeong G. Cho – Device Design	
36: Chip Package Interaction: Low-k, ULK, BGA	
Chairs: Mali Mahalingam – Freescale Semiconductor, Inc.; and Sharad Bhatt – Shanta Systems, Inc.	
Pb-Free Solder Joint Reliability of Fine Pitch Chip-Scale Packages	1587
Weidong Xie, Tae-Kyu Lee, Kuo-Chuan Liu, and Jie Xue – Cisco Systems, Inc.	
The Interaction between Grain Orientation Evolution and Thermal Cycling as a Function of Position in Ball Grid Arrays Using Orientation Image Microscopy	1591
Tae-Kyu Lee, Kuo-Chuan Liu, and Jie Xue – Cisco Systems, Inc; Bite Zhou, Lauren Blair, and Thomas R. Bieler – Michigan State University	
Neural Network Modeling to Predict Quality and Reliability for BGA Solder Joints	1596
Sebastian Meyer, Heinz Wohlrabe, and Klaus-Jürgen Wolter – Technische Universität Dresden	
Solutions for 45/50nm ELK Device Integration into Flip Chip and Wire Bond Packaging	1604
John Beleran, Hua Hong Tan, P.L. Wilson Ong, X.R. Zhang, Gatbonton Librado Amurao, Gaurav Mehta, and W.H. Zhu – United Test And Assembly Center, Ltd.	
Chip Package Interaction (CPI) Reliability of Low-k/ULK Interconnect with Lead Free Technology	1613
Lei Fu, Michael Su, Ashok Anand, and Edwin Goh – Advanced Micro Devices; Frank Kuechenmeister – Globalfoundries	
A Challenge of 45 nm Extreme Low-k Chip Using Cu Pillar Bump as 1st Interconnection	1618
Po-Jen Cheng, C.M. Chung, T.M. Pai, and D.Y. Chen – Advanced Semiconductor Engineering, Inc.	
Below 45nm Low-k Layer Stress Minimization Guide for High-Performance Flip-Chip Packages with Copper Pillar Bumping	1623
Min Woo Lee – Fairchild Semiconductor Corporation; Jin Young Kim, Jae Dong Kim, and Choon Heung Lee – Amkor Technology, Korea	
37: Posters 1	
Chairs: Mark Eblen – Kyocera America, Inc.; and Nam Pham – IBM Corporation	
An Evaluation of Die Crack Risk of Over-Molded Packages Due to External Impact	1631
Peng Su and Boaz Khan – Cisco Systems, Inc.; Ming Ding – Freescale Semiconductor, Inc.	
3D SiP Module Using TSV and Novel Solder Bump Maker	1637
Hyun-Cheol Bae, Kwang-Seong Choi, Yong-Sung Eom, Byeong-Ok Lim, Sunghae Jung, and Jong-Tae Moon – Electronics and Telecommunications Research Institute; Ki-Jun Sung – Electronics and Telecommunications Research Institute, University of Science and Technology; Byeung-Gee Kim, and In-Soo Kang – NEPES Corporation	
Optimized TSV Process Using Bottom-Up Electroplating without Wafer Cracks	1642
Byeong-Ok Lim, Kwang-Seong Choi, Yong-Sung Eom, Hyun-Cheol Bae, Sunghae Jung, and Jong-Tae Moon – Electronics and Telecommunications Research Institute; Ki-Jun Sung – University of Science and Technology	
GlassPack – A 3D Glass Based Interposer Concept for SiP with Integrated Optical Interconnects	1647
H. Schröder, L. Brusberg, R. Erxleben, I. Ndip, M. Töpper, N.F. Nissen, and H. Reichl – Fraunhofer IZM	

3D TSV Transformer Design for DC-DC/AC-DC Converter	1653
Bo Zhang – Xidian University, Institute of Microelectronics, A*STAR, National University of Singapore; Yong-Zhong Xiong, Lei Wang, Sanming Hu, Jinglin Shi, and Xiaojun Yuan – Institute of Microelectronics, A*STAR; Yi-Qi Zhuang – Xidian University; Le-Wei Li – National University of Singapore	
A Low Stress Bond Pad Design for Low Temperature Solder Interconnections on Through Silicon Vias (TSVs)	1657
Xiaowu Zhang, R. Rajoo, C.S. Selvanayagam, C.S. Premachandran, W.K. Choi, S.W. Ho, S.W. Ong, Ling Xie, D. Pinjala, V.N. Sekhar, and D.-L. Kwong – Institute of Microelectronics, A*STAR	
Low Cost Wafer-Level Packaging Method Based on Anodized Aluminum Substrate with Backside Signal Pad and EMC Passivation	1664
Young-Joon Kim, Jun-Ho Han, Jung-Woo Kim, and Young-Se Kwon – KAIST	
Design, Process Integration and Characterization of Wafer Level Vacuum Packaging for MEMS Resonator	1669
Aibin Yu, C.S. Premachandran, Ranganathan Nagarajan, Choi Won Kyoung, Lam Quynh Trang, Rakesh Kumar, Li Shiah Lim, Johnny He Han, Yap Guan Jie, and Pinjala Damaruganath – Institute of Microelectronics, A*STAR	
Electrical and Fluidic C4 Interconnections for Inter-Layer Liquid Cooling of 3D ICs	1674
Calvin R. King, Jesal Zaveri, Muhammed S. Bakir, and James D. Meindl – Georgia Institute of Technology	
Power Delivery System Architecture for Many-Tier 3D Systems	1682
Michael B. Healy and Sung Kyu Lim – Georgia Institute of Technology	
Packaging Effect Investigation for MEMS-Based Sensors WL-CSP with a Central Opening	1689
Lung-Tai Chen and Yu-Wen Hsu – Industrial Technology Research Institute (ITRI); Pzu-Jui Fan and R.S. Chen – National Cheng-Kung University	
Process Solutions and Polymer Materials for 3D-WLP Through Silicon Via Filling	1696
M. Bouchouche – STMicroelectronics; P. Chausse, D. Henry, and N. Sillon – CEA LETI-Minatec	
Development of Novel Carbon Nanotube TSV Technology	1699
Anurag Gupta, Sukeshwar Kannan, and Bruce C. Kim – University of Alabama; Falah Mohammed – AN-Najah National University; Byoungchul Ahn – Yeungnam University	
Realization of High Spatial Color Uniformity for White Light-Emitting Diodes by Remote Hemispherical YAG: Ce Phosphor Film	1703
Zongyuan Liu, Kai Wang, Xiaobing Luo, and Sheng Liu – Huazhong University of Science and Technology	
Co-Electrodeposited Graphite and Diamond-Loaded Solder Nanocomposites as Thermal Interface Materials	1708
G. Prashant Reddy, P. Markondeya Raj, Nikhilesh Nataraj, P.M. Rajesh, Gopal Jha, Abhishek Choudhury, Nitesh Kumbhat, and Rao Tummala – Georgia Institute of Technology; Nathaniel Brese, Michael Toben, and Edit Szöcs – Dow Chemical Company	
Deconstructing the Myth of Percolation in Electrically Conductive Adhesives and Its Implications	1713
Joshua C. Agar, Katy J. Lin, Rongwei Zhang, Jessica Durden, Kevin Lawrence, Kyoung-Sik Moon, and C.P. Wong – Georgia Institute of Technology	
Micro/Nano Structure Size Effect on Superhydrophobicity and Anti-Reflection of Single Crystalline Si Solar Cells	1719
Yan Liu, Yonghao Xiu, and C.P. Wong – Georgia Institute of Technology	

38: Posters 2

Chairs: Mark Eblen – Kyocera America, Inc.; and Nam Pham – IBM Corporation

Improving Humidity Bond Reliability of Copper Bonding Wires	1725
Tomohiro Uno – Nippon Steel Corporation; Takashi Yamada – Nippon Micrometal Corporation	
Multimode Transceiver for High-Density Interconnects: Measurement and Validation	1733
Yongjin Choi and Paul D. Franzon – North Carolina State University; Henning Braunisch and Kemal Aygun – Intel Corporation	
Indium Deposition Processes for Ultra Fine Pitch 3D Interconnections	1739
Marion Volpert, Lucile Roulet, J.F. Boronat, I. Borel, S. Pocas, and H. Ribot – CEA-LETI, MINATEC	
The Experimental and Numerical Investigation on Shear Behaviour of Solder Ball in a Wafer Level Chip Scale Package	1746
Ye Zhang and Yangjian Xu – Zhejiang University of Technology; Yong Liu and Andrew Schoenberg – Fairchild Semiconductor Corporation	
Improvement of the Solder Joint Strength in a SAC 305 Solder Ball to a ENIG Substrate Using LF Hydrogen Radical Treatment	1752
Seung jae Jo and Ah reum Lee – National Core Research Center (NCRC); Chung Yun Kang – Pusan National University	
Micro Tube Insertion into Indium, Copper and Other Materials for 3D Applications	1757
B. Goubault de Brugi��re, F. Marion, M. Fendler, V. Mandrillon, M. Volpert, and H. Ribot – CEA LETI-Minatec; A. Hazotte – LETAM – CNRS/UPVM/ENIM	
Room-Temperature Chip-Stack Interconnection Using Compliant Bumps and Wedge-Incorporated Electrodes	1763
Naoya Watanabe and Tanemasa Asano – Kyushu University	
Integrated Process for Defect-Free Copper Plating and Chemical-Mechanical Polishing of Through-Silicon Vias for 3D Interconnects	1769
Dean Malta, Christopher Gregory, and Dorota Temple – RTI International; Trevor Knutson – MEMSCAP, Inc.; Chen Wang, Thomas Richardson, and Yun Zhang – Enthone, Inc.; Robert Rhoades – Entrepix, Inc.	
Thermosonic Au Ball Bonding Process Investigated Using Microsensor and Laser Vibrometer	1776
I. Qin, C. Huynh, D. DeAngelis, and M. Meyer – Kulicke and Soffa, Inc.; A. Shah, M. Mayer, and Y. Zhou – University of Waterloo	
Extraction of a Lumped Element, Equivalent Circuit Model for Via Interconnections in 3-D Packages Using a Single Via Structure with Embedded Capacitors	1783
Chung Hang John Poh, Swapan K. Bhattacharya, John D. Cressler, and John Papapolymerou – Georgia Institute of Technology; Jason Ferguson – NSWC Crane	
Critical Size of Crack Propagation from Residual Void in Micro Via in Printed Wiring Boards	1789
Hyo-Soo Lee – Korea Institute of Industrial Technology	
Manufacturability and Reliability Study of ALX Polymers for WLP Applications	1794
Alan Huffman – RTI International; Philip Garrou – MCNC; Rex Anderson and Boyd Rogers – Amkor Technology, Inc.	
An Investigation of Reliability and Solder Joint Microstructure Evolution of Select Pb-Free FCBGA Pad Finish and Solder Ball Alloy Combinations	1798
Daniel Cavasin – Advanced Micro Devices	
Accelerated Preconditioning for Stack Die Packages	1806
Yuchul Hwang, Hwan-Ki Jeon, Hye-Kyung Oh, Young-Gyun Ryu, and Juseong Kang – Samsung Electronics	

An Investigation into a Low Insulation Resistance Failure of Multilayer Ceramic Capacitors	1811
Anshul Shrivastava, Bhanu Sood, Michael Azarian, Michael Osterman, and Michael Pecht – University of Maryland	
Acceleration Factor Study of Lead-Free Solder Joints under Wide Range Thermal Cycling Conditions	1816
Hongtao Ma, Mudasir Ahmad, and Kuo-Chuan Liu – Cisco Systems, Inc.	
Reliability of Sn-3.5Ag Solder Joints in High Temperature Packaging Applications	1823
Govindarajan Muralidharan, Kanth Kurumaddali, and Andrew K. Kercher – Oak Ridge National Laboratory; Scott G. Leslie – Powerex Inc.	
Thermal Stability of the Dielectric Properties of the Low-Loss, Organic Material RT/Duroid 6002 from 30 GHz to 70 GHz	1830
Carlos Donado Morcillo, Swapan K Bhattacharya, and John Papapolymerou – Georgia Institute of Technology; Allen Horn – Rogers Corporation	
39: Posters 3	
Chairs: Mark Eblen – Kyocera America, Inc.; and Nam Pham – IBM Corporation	
Characterization of Encapsulants for High-Voltage, High-Temperature Power Electronic Packaging	1834
Yiying Yao, Zheng Chen, Guo-Quan Lu, Dushan Boroyevich, and Khai D.T. Ngo – Virginia Polytechnic Institute and State University	
Evaluation of Electromigration (EM) Life of ENIG and CuSOP Surface Finishes with Various Solder Bump Materials	1841
Dong Wook Kim, J.K. Jerry Lee, Myung-June (M.J.) Lee, and S.Y. Pai – Xilinx, Inc.; Stan Chen and Frank Kuo – Siliconware Precision Industries Co., Ltd.	
Influence of Artificial Body Fluids and Medical Sterilization Procedures on Chemical Stability of Parylene C	1846
N. Beshchastna, B. Adolphi, J. Uhlemann, and K.-J. Wolter – Technische Universität Dresden; S. Granovsky – M.V. Lomonosov Moscow State University; M. Braunschweig and W. Schneider – Microelectronic Packaging Dresden GmbH	
NCF for Wafer Lamination Process in Higher Density Electronic Packages	1853
Kazutaka Honda, Tetsuya Enomoto, Akira Nagai, and Nozomu Takano – Hitachi Chemical Co., Ltd.	
Lattice Deformation of Sn Nanowires for the Application to Nano-Interconnection Technology	1861
Ho Sun Shin and Jin Yu – KAIST; Jae Yong Song – Korea Research Institute of Standards and Science	
Characterization and Management of Wafer Stress for Various Pattern Densities in 3D Integration Technology	1866
X.F. Pang, T.T. Chua, H.Y. Li, E.B. Liao, W.S. Lee, and F.X. Che – Institute of Microelectronics, A*STAR	
Size Effect of Ag Nanoparticles on Laser Sintering and Wire Bondability	1870
Yoshiyuki Tsutsui, Kazuhiko Yamasaki, Katsuhiro Maekawa, Tomotake Niizeki, and Ahmed Bucheeri – Ibaraki University; Mamoru Mita – Hitachi; Yorishige Matsuba, Nobuto Terada, and Hiroshi Saito – Harima Chemicals, Inc.	
High Temperature Resistant Bonding Solutions Enabling Thin Wafer Processing (Characterization of Polyimide Base Temporary Bonding Adhesive for Thinned Wafer Handling)	1877
Toshiaki Itabashi – DuPont WLP Solutions; Melvin P. Zussman – HD MicroSystems	
Adhesion and RF Properties of Electrically Conductive Adhesives	1881
K. Moon, D. Staiculescu, S. Kim, Z. Liu, H. Chan, V. Sundaram, R. Tummala, and C.P. Wong – Georgia Institute of Technology	

Moisture Induced Change of the Viscoelastic Material Properties of Adhesives for SHM Sensor Applications	1885
B. Boehme and K.-J. Wolter – Technische Universität Dresden; M. Roellig – Fraunhofer Institute for Non-Destructive Testing	
Electrical-Thermal Co-Design of High Speed Links	1893
Tsunwai Gary Yip, Wendemagegnehu T. Beyene, Gnanadeep Kollipara, William Ng, and June Feng – Rambus, Inc.	
High-Speed Parallel Interface Implementation with Low-Cost System Solution by Using Signal Integrity Factorial Design	1900
Jimmy Hsu, Sam Yang, Wei-Da Guo, Renee Lee, and Tung-Yang Chen – Himax Technologies, Inc.	
Thermal Design of a 16W LED Bulb Based on Thermal Analysis of a 4W LED Bulb	1906
Xiaobing Luo, Zhangming Mao, and Sheng Liu – Huazhong University of Science & Technology	
Comprehensive Design Guidance for PTH Via Stub in Board-Level High Speed Differential Interconnects	1912
Jaemin Shin and Timothy Michalka – QUALCOMM Incorporated	
Modeling and Measurements of Lead Titanate Acoustic Transducers for Input Impedance Matching Development	1920
Kyu Tak Son and Chin C. Lee – University of California, Irvine	
Link Analysis and Design of High Speed Storage Buses in Backplane and Cabling Environments	1929
Nanju Na, Tao Wang, Scot Baumgartner, Rohan Mandrekar, and Yaping Zhou – IBM Corporation	
Yield Modeling of 3D Integrated Wafer Scale Assemblies	1935
David V. Campbell – Sandia National Laboratories	
Interfacial Fracture Parameters of Silicon-to-Molding Compound	1939
G. Schlottig – Infineon Technologies AG, Fraunhofer IZM, Delft University of Technology; I. Maus – AMIC Angewandte Micro-Messtechnik GmbH; H. Walter – Fraunhofer IZM; K.M.B. Jansen and L.J. Ernst – Delft University of Technology; H. Pape – Infineon Technologies AG; B. Wunderle – Fraunhofer IZM, Chemnitz University of Technology	
40: Posters 4	
Chairs: Mark Eblen – Kyocera America, Inc.; and Nam Pham – IBM Corporation	
Comparison of Advanced PoP Package Configurations	1946
Hamid Eslampour, SeongMin Lee, SeongWon Park, TaeKeun Lee, InSang Yoon, and YoungChul Kim – STATS ChipPAC, Inc.	
Nondestructive Evaluation of the Delamination of Fine Bumps in Three-Dimensionally Stacked Flip Chip Structures	1951
Yuhki Sato, Naokazu Murata, Kinji Tamakawa, Ken Suzuki, and Hideo Miura – Tohoku University	
Development of a New Package-on-Package (PoP) Structure for Next-Generation Portable Electronics	1957
Peng Sun, Vincent Leung, Debbie Yang, Robin Lou, Daniel Shi, and Tom Chung – ASTRI	
High Speed Touch Screen Panels (TSPs) Assembly Using Anisotropic Conductive Adhesives (ACAs) Vertical Ultrasonic Bonding Method	1964
Seung-Ho Kim, Kiwon Lee, and Kyung-Wook Paik – KAIST	
Study of Warpage Characteristics of Molded Stacked-Die MCP Using Shadow Moiré and Micro Moiré Techniques	1968
David W. Wang, Hsiang-Ming Huang, Shu-Ching Ho, An-Hong Liu, and De-Shin Liu – ChipMOS Technologies, Inc.	

Electrical Characterization of Embedded Polymer/Ceramic Capacitors from 500 MHz to 12 GHz 1974
Ann Trippe, Swapan K. Bhattacharya, and John Papapolymerou – Georgia Institute of Technology; Jason Ferguson – NSWC Crane	
Fabrication of a Switch Module by Embedding Chip Capacitors and an Active IC in Organic Substrate 1980
Jong-In Ryu, Jong-Won Moon, Se-Hoon Park, Dongsu Kim, Jun-Chul Kim, and Jong-Chul Park – Korea Electronics Technology Institute	
Generalized Efficiency Measure for an Above-IC Multifilar Transformer Applied to Multiport Integrated Passive Devices 1986
C.H. Chen, C.H. Huang, and T.S. Horng – National Sun Yat-Sen University; J.Y. Li and C.C. Chen – Industrial Technology Research Institute (ITRI); C.C. Wang, C.T. Chiu, and C.P. Hung – Advanced Semiconductor Engineering, Inc.	
Novel Low Loss Thin Film Materials For Wireless 60 GHz Applications 1990
Aida L. Vera López, Swapan K. Bhattacharya, Carlos A. Donado Morcillo, and John Papapolymerou – Georgia Institute of Technology; Debabani Choudhury – Intel Corporation; Allen Horn – Rogers Corporation	
RF MEMS Wafer-Level Packaging Using Solder Paste by Via Filling Process 1996
Sunghae Jung, Myunglae Lee, and Jong-Tae Moon – Electronics and Telecommunications Research Institute	
A Compact 4x10-Gb/s CWDM ROSA Module for 40G Ethernet Optical Transceiver 2001
Sae-Kyoung Kang, Joon Ki Lee, Jyung Chan Lee, and Kwangjoon Kim – Electronics and Telecommunications Research Institute	
An Electrical Design and Fabrication of a 12-Channel Optical Transceiver with SiP Packaging Technology 2006
Wei Gao, Zhihua Li, Jian Song, Xu Zhang, Feng Chen, Fengman Liu, Yunyan Zhou, Jun Li, Haifei Xiang, Jing Zhou, Shuhua Liu, Yu Wang, Qidong Wan, Baoxia Li, Zhan Shi, Liqiang Cao, and Lixi Wan – Institute of Microelectronics, Chinese Academy of Sciences	
Organic Optical Waveguide Fabrication in a Manufacturing Environment 2012
Benson Chan, How Lin, Chase Carver, Jianzhuang Huang, and Jessie Berry – Endicott Interconnect Technologies, Inc.	
Joint Properties of Solder Capped Copper Pillars for 3D Packaging 2019
Yoon-Ki Sa, Sehoon Yoo, Yue-Seon Shin, Min-Kyu Han, and Chang-Woo Lee – Korea Institute of Industrial Technology	
High Rejection Low-Pass-Filter Design Using Integrated Passive Device Technology for Chip Scale Module Package 2025
Yong-Taek Lee, Kai Liu, Hyun-Tai Kim, Gwang Kim, and Billy Ahn – STATSChipPAC, Inc.; Robert Frye – RF Design Consulting	
New Methodology for Enhancing Electrical Conductivity and Strength of Copper Alloy Using Combined Structure 2031
Hyo-Soo Lee, Hai-Joong Lee, and Hyuk-Chon Kwon – Korea Institute of Industrial Technology	
Fabrication and Characterization of Embedded Active and Passive Device for Wireless Application 2035
Se-Hoon Park, Jong-In Ryu, Jun Chul Kim, Nam Kee Kang, and Jong Chul Park – Korea Electronics Technology Institute; Young-Ho Kim – Hanyang University	
Analysis of the Laser Transmission Rate of Silicon (Si) Applied to Flip-Chip Bonding 2042
Chun-Sam Song, Jong-Hyeong Kim, Joo Han Kim, Joon Hyun Kim, and Joo-Hyun Kim – Seoul National University of Technology	