

MATERIALS RESEARCH SOCIETY
SYMPOSIUM PROCEEDINGS VOLUME 1112

Materials and Technologies for 3-D Integration

December 1 – 5, 2008
Boston, Massachusetts, USA

Printed from e-media with permission by:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571
www.proceedings.com

ISBN: 978-1-61738-768-5

Some format issues inherent in the e-media version may also appear in this print version.

Copyright© (2009) by the Materials Research Society
All rights reserved.

Printed by Curran Associates, Inc. (2010)

For permission requests, please contact the Materials Research Society
at the address below.

Materials Research Society
Proceedings
506 Keystone Dr.
Warrendale, PA 15086

Phone: 724-779-3004 x 531
Fax: 724-779-4396

eproceedings@mrs.org

Additional copies of this publication are available from:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: 845-758-0400
Fax: 845-758-2634
Email: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

Current and Future 3D-LSI Technology for Image Sensor Devices	1
<i>Makoto Motoyoshi, Hirofumi Nakamura, Manabu Bonkohara, Mitsumasa Koyanagi</i>	
Scalability and Low Cost of Ownership Advantages of Direct Bond Interconnect (DBI[®]) as Drivers for Volume Commercialization of 3-D Integration Architectures and Applications	9
<i>Paul Enquist</i>	
Wafer and Die Bonding Technologies for 3D Integration	18
<i>Shari Farrens</i>	
Effect of Temperature and Bonding Duration on the Mechanical Strength of Metal-to-Metal Thermocompression Bonds	29
<i>Riko I. Made, Chee Lip Gan, Liling Yan</i>	
Bosch-Process – DRIE Success Story, New Applications and Products	35
<i>Andrea Urban, Franz Laermer</i>	
Recent Technology and Material Developments in 3D Packaging and Assembly	47
<i>Marc De Samber, Eric Van Grunsven, Gerard Kums, Anton Van Der Lugt, Hans De Vries</i>	
Die-to-Wafer 3D Integration Technology for High Yield and Throughput	59
<i>Katsuyuki Sakuma, Paul S. Andry, Cornelia K. Tsang, Yukifumi Oyama, Chirag S. Patel, Kuniaki Sueoka, Edmund J. Sprogis, John U. Knickerbocker</i>	
3D MEMS and IC Integration	69
<i>M. M. V. Taklo, N. Lietaer, H. R. Tofteberg, T. Seppänen, J. Prainsack, J. Weber, P. Ramm</i>	
Hotspot-Optimized Interlayer Cooling in Vertically Integrated Packages	79
<i>T. Brunschwiler, B. Michel, H. Rothuizen, U. Kloter, B. Wunderle, H. Reichl</i>	
3D Process Integration – Requirements and Challenges	91
<i>M. Juergen Wolf, Armin Klumpp, Kai Zoschke, Robert Wieland, Lars Nebrich, Matthias Klein, Hermann Oppermann, P. Ramm, Oswin Ehrmann, H. Reichl</i>	
Three-Dimensional Integration Technology for Advanced Focal Planes	103
<i>Craig Keast, Brian Aull, Jim Burns, Chenson Chen, Jeff Knecht, Brian Tyrrell, Keith Warner, Bruce Wheeler, Vyshi Suntharalingam, Peter Wyatt, Donna Yost</i>	
3D Integration Using Adhesive, Metal, and Metal/Adhesive as Wafer Bonding Interfaces	112
<i>Jian-Qiang Lu, J. Jay McMahon, Ronald J. Gutmann</i>	
Three-Dimensional Integration Technology Based on Self-Assembled Chip-to-Wafer Stacking	124
<i>Takafumi Fukushima, Tetsu Tanaka, Mitsumasa Koyanagi</i>	

Cu Plating of Through-Si Vias for 3D-Stacked Integrated Circuits	134
<i>Aleksandar Radisic, Ole Lühn, Bart Swinnen, Hugo Bender, Chris Drijbooms, Geert Doumen, Kristof Kellens, Wouter Ruythooren, Philippe M. Vereecken</i>	
Characterization of Texture and Microstructure of Electrodeposited Ni Layers	140
<i>Homuro Noda, Akinobu Shibata, Masato Sone, Chiemi Ishiyama, Yakichi Higo</i>	
A Novel Method for the Growth of Low Temperature Silicon Structures for 3-D Flash Memory Devices	146
<i>Thomas A. Mih, Richard B. Cross, Shashi Paul</i>	
Ambient Copper-Copper Thermocompression Bonding Using Self-Assembled Monolayers	151
<i>Xiao F. Ang, J. Wei, Z. Chen, Chee C. Wong</i>	
A Method for Die Thickness Reduction to sub-35 μm	160
<i>Jeffrey Thompson, Gary Tepolt, Livia Racz, C. B. Rogers, V. P. Manno, R. D. White</i>	
Statistical Analysis of the Influence of Thinning Processes on the Strength of Silicon	166
<i>Yu Yang, Ricardo Cotrin Teixeira, Philippe Roussel, Bart Swinnen, Bert Verlinden, Ingrid De Wolf</i>	
Front End of Line Through Silicon Via (TSV) Integration	173
<i>Subhash L. Shinde, Todd M. Bauer, Jordan E. Massad, Dale Hetherington</i>	
3D Wafer Level Packaging: Processes and Materials for Through-Silicon Vias and Thin Die Embedding	180
<i>Philippe Soussan, Deniz Sabuncuoglu Tezcan, Francois Iker, Wouter Ruythooren, Bivragh Majeed, Bart Swinnen, Eric Beyne</i>	
3D Vertical Interconnects by Copper Direct Bonding	191
<i>Pierric Gueguen, Léa Di Cioccio, J. P. Gonchond, P. Gergaud, Maurice Rivoire, Daniel Scevola, Marc Zussy, Dominique Lafond, Laurent Clavelier</i>	
Fabrication and Characterization of Metal-to-Metal Interconnect Structures for 3-D Integration	200
<i>Alan Huffman, John Lannon, Matthew Lueck, Christopher Gregory, Dorota Temple</i>	
The Effect of Process Parameters on Electrical Properties of High Density Through-Si Vias	213
<i>Patrick Leduc, Myriam Assous, David Bouchu, Antonio Roman, Michel Heitzmann, Barbara Charlet, Léa Di Cioccio, Marc Zussy, Lucile Mage, Laurent Vandroux, Emmanuel Deronzier, Anne Roule, Paul-Henri Haumesser, Nicolas Sillon</i>	
Oxidized ALD-Deposited Titanium Nitride Films as a Low-Temperature Alternative for Enhancing the Wettability of Through-Silicon Via Sidewalls	219
<i>M. Saadaoui, H. Van Zeijl, H. Pham, H. C. M. Knoops, W. M. M. Kessels, M. C. M. Van De Sanden, F. Roozeboom, Y. Lamy, K. B. Jinesh, W. Besling, P. M. Sarro</i>	
Design Support for 3D System Integration by Multi Physics Simulation	227
<i>Peter Schneider, Sven Reitz, Jörn Stolle, Roland Martin, Andreas Wilde, P. Ramm, J. Weber</i>	

**Through Silicon Via Metallization: A Novel Approach for
Insulation/Barrier/Copper Seed Layer Deposition Based on Wet
Electrografting and Chemical Grafting Technologies 239**
D. Suhr, J. Gonzalez, I. Bispo, F. Raynal, C. Truzzi, S. Lerner, V. Mévellec

Author Index