

2010 8th IEEE/ACM International Conference on Formal Methods and Models for Codesign

(MEMOCODE 2010)

**Grenoble, France
26 – 28 July 2010**



**IEEE Catalog Number: CFP10MCD-PRT
ISBN: 978-1-4244-7885-9**

Table of Contents

Invited Talk 1

Systematic Testing for Control Applications	1
<i>Rupak Majumdar, Indranil Saha, Zilong Wang</i>	

Session 1: Design and Design Methodologies

A Design Flow Based on Modular Refinement	11
<i>Nirav Dave, Man Cheuk Ng, Michael Pellauer, Arvind</i>	
Designing Application Specific Circuits with Concurrent C# Programs	21
<i>David Greaves, Satnam Singh</i>	

Session 2: Verification Techniques

ATLAS: Automatic Term-Level Abstraction of RTL Designs	31
<i>Bryan A. Brady, Randal E. Bryant, Sanjit A. Seshia, John W. O'Leary</i>	
A Flexible Schema for Generating Explanations in Lazy Theory Propagation	41
<i>Roberto Bruttomesso, Edgar Pek, Natasha Sharygina</i>	
Numerical Stability Analysis of Floating-Point Computations using Software Model Checking	49
<i>Franjo Ivančić, Malay K. Ganai, Sriram Sankaranarayanan, Aarti Gupta</i>	
Modular Verification of Synchronization with Reentrant Locks	59
<i>Tevfik Bultan, Fang Yu, Aysu Betin Can</i>	

Design Contest

Design Contest Overview: Combined Architecture for Network Stream Categorization and Intrusion Detection (CANSCID)	69
<i>Michael Pellauer, Abhinav Agarwal, Asif Khan, Man Cheuk Ng, Muralidaran Vijayaraghavan, Forrest Brewer, Joel Emer</i>	
A Regular Expression Matching Using Non-Deterministic Finite Automaton	73
<i>Hiroki Nakahara, Tsutomu Sasao, Munehiro Matsuura</i>	
FPGA-based Combined Architecture for Stream Categorization and Intrusion Detection	77
<i>Sunil Shukla, Rodric Rabbah, Martin Vorbach</i>	
High-throughput Stream Categorization and Intrusion Detection on GPU	81
<i>Mohammad Hassan Khabbazian, Hassan Eslami, Ehsan Totoni, AhmadReza Khadem</i>	
Using Hardware-Software Codesign Language to implement CANSCID	85
<i>Oleg Medvedev, Ilya Posov</i>	

Table of Contents

A Hardware Accelerated System For Deep Packet Inspection	89
<i>Adarsha Rao, Pramod Udupa</i>	
A High Throughput Parallel Architecture for Category Specific Deep Packet Inspection.....	93
<i>Velacheri Jagadeesan Sananda</i>	
CANSCID-CUDA	95
<i>Michael Steffen, Veerendra Allada, Phillip Jones, Joseph Zambreno</i>	
Team [Li][Ss][Uu][0-2]{4} Design Overview: MEMOCODE 2010 Design Contest	99
<i>Sudhanshu Vyas, Pooja Mhapsekar, Aditya Ashok, Moinuddin Sayed, Avinash Srinivasa, Gunjan Pandey, Adam Jackson, Matthew Nelson, Anand Saggi, Harini Sundararaman, Phillip H. Jones</i>	
Session 3: Verification Methods for System C	
Enhancing the Assertion-Based Verification of TLM Designs with Reentrancy	103
<i>Laurence Pierre, Luca Ferro</i>	
Proving Transaction and System-level Properties of Untimed SystemC TLM Designs.....	113
<i>Daniel Große, Hoang M. Le, Rolf Drechsler</i>	
Monitoring Temporal SystemC Properties.....	123
<i>Deian Tabakov, Moshe Y. Vardi</i>	
Tutorial 1	
Power Emulation: Methodology and Applications for HW/SW Power Optimization.....	133
<i>Josef Haid, Christian Bachmann, Andreas Genser, Christian Steger, Reinhold Weiss</i>	
Tutorial 2	
Understanding Loops: The Influence of the Decomposition of Karp, Miller, and Winograd.....	139
<i>Alain Darté</i>	
Invited Talk 3	
Elastic Systems	149
<i>Jordi Cortadella, Marc Galceran-Oms, Mike Kishinevsky</i>	

Table of Contents

Session 4: Design Languages

Predictable multithreading of embedded applications using PRET-C	159
<i>Sidharta Andalarn, Partha Roop, Alain Girault</i>	
Feldspar: A Domain Specific Language for Digital Signal Processing algorithms.....	169
<i>Emil Axelsson, Koen Claessen, Gergely Dévai, Zoltán Horváth, Karin Keijzer, Bo Lyckegård, Anders Persson, Mary Sheeran, Josef Svenningsson, András Vajda</i>	
A Formal Executable Semantics of Verilog	179
<i>Patrick Meredith, Michael Katelman, José Meseguer, Grigore Roşu</i>	

Session 5: Model Transformations and Transformation Validation

Minimizing Back Pressure for Latency Insensitive System Synthesis	189
<i>Bin Xue, Sandeep K. Shukla, Sekharipuram S. Ravi</i>	
LTSs for Translation Validation of (multi-clocked) SIGNAL specifications	199
<i>Julio C. Peralta, Thierry Gautier, Loïc Besnard, Paul Le Guernic</i>	
Compilation of Imperative Synchronous Programs with Refined Clocks	209
<i>Mike Gemünde, Jens Brandt, Klaus Schneider</i>	

'Cwj qt"lf gz