2010 International Conference on Simulation of Semiconductor Processes and Devices

(SISPAD 2010)

Bologna, Italy
6 – 8 September 2010

IEEE

IEEE Catalog Number: CFP10SSD-PRT
ISBN: 978-1-4244-7701-2

Table of Contents

Session 05-B: TCAD: Applications I

Monday, September 6, 2010, 14:40-15:20
Room B
Chair: Wladek Grabinski

14:40
05-B.1 Modeling Gate-Pitch Scaling Impact on Stress-Induced Mobility and External Resistance for 20nm-Node MOSFETs 79

S. Kim[1], S. Jain[1], H. Rhee[2], A. Scholze[1], M. Yu[1], S. Lee[2], S. Furkay[1], M. Zorzi[3], F. Bufler[3], A. Erlebach[3]
[1]IBM, United States; [2]Samsung Electronics, United States; [3]Synopsys, Switzerland

15:00
05-B.2 Schrödinger-Poisson and Monte Carlo Analysis of III-V MOSFETs for High Frequency and Low Consumption Applications 83

M. Shi, J. Saint-Martin, A. Bournel, P. Dollfus
CNRS, Université Paris Sud, France

Session 06-A: Nanowires: Transport Models II

Monday, September 6, 2010, 15:40-16:40
Room A
Chair: Philippe Dolfus

15:40
06-A.1 Coupled Monte Carlo Simulation of Transient Electron-Phonon Transport in Nanoscale Devices 89

Y. Kamakura[1], N. Mori[1], K. Taniguchi[1], T. Zushi[2], T. Watanabe[2]
[1]Osaka University, Japan; [2]Waseda University, Japan

16:00
06-A.2 A Theoretical Study of Effect of Gate Voltage on Electron-Modulated-Acoustic-Phonon Interactions in Silicon Nanowire MOSFETs 93

J. Hattori[1], S. Uno[1], N. Mori[2], K. Nakazato[1]
[1]Nagoya University, Japan; [2]Osaka University, Japan

16:20
06-A.3 Dissipative Transport in Multigate Silicon Nanowire Transistors 97

N. Dehdashti, A. Kranti, I. Ferain, C. Lee, R. Yan, P. Razavi, R. Yu, J. Colinge
Tyndall National Institute, Cork, Ireland

Session 06-B: TCAD: Applications II

Monday, September 6, 2010, 15:40-16:40
Room B
Chair: Anco Heringa

15:40
06-B.1 Optimal Design of III-V Heterostuctures MOSFETs 103

A. Nainani, Z. Yuan, T. Krishnamohan, K. Saraswat
Stanford University, United States

16:00
06-B.2 Microscopic Simulation of Electron Transport and Self-Heating Effects in InAs Nanowire MISFETs 107

T. Sadi[1], J. Thobel[2], F. Dessenne[2]
[1]Technische Universitat Ilmenau, Germany; [2]Université Lille 1, France

16:20
06-B.3 Numerical Investigation of the Total SOA of Trench Field-Plate LDMOS Devices 111

S. Poli[1], S. Reggiani[1], G. Baccarani[1], E. Gnani[1], A. Gnudi[1], M. Denison[2], S. Pendharkar[2], R. Wise[2]
[1]University of Bologna, Italy; [2]Texas Instruments, United States

Session 07-A: Invited

Tuesday, September 7, 2010, 09:20-10:00
Room A
Chair: Tibor Grasser

9:20
07-A.1 Cost-Effective Variability Reduction Approaches to Enable Future Technology Nodes 117

A. Strojwas
Carnegie Mellon University, United States

Session 08-A: Variability: Simulation Approaches

Tuesday, September 7, 2010, 10:00-10:40
Room A
Chair: Tibor Grasser

10:00
08-A.1 A Comparative 3D Simulation Approach with Extensive Experimental Vt/Avt Data and Analysis of LER/RDF/Reliability of CMOS SRAMs at 40-nm Node and Beyond 121

T. Okada, M. Sengoku, H. Aikawa, O. Fujii, H. Yoshimura, H. Oyamatsu
Toshiba Corporation, Japan

10:20
08-A.2 A Novel Approach to the Statistical Generation of Non-Normal Distributed PSP Compact Model Parameters Using a Nonlinear Power Method 125

U. Kovac, D. Dideban, B. Cheng, N. Moezi, G. Roy, A. Asenov
University of Glasgow, United Kingdom

Session 08-B: TCAD: Simulation Approaches I

Tuesday, September 7, 2010, 10:00-10:40
Room B
Chair: Phil Oldiges

10:00
08-B.1 A Simple and Efficient Method for the Calculation of Carrier-Carrier Scattering in Monte-Carlo Simulations 131

W. Lee, U. Ravaioli
University of Illinois at Urbana-Champaign, United States

10:20
08-B.2 Inclusion of the Pauli Principle in a Deterministic Boltzmann Equation Solver for Semiconductor Devices 135

S. Hong, C. Jungemann
Bundeswehr University, Germany

Session 09-A: Variability: CMOS & Memories

Tuesday, September 7, 2010, 11:20-12:40
Room A
Chair: Asen Asenov

11:20
09-A.1 Compact Process and Layout Aware Model for Variability Optimization of Circuit in Nanoscale CMOS 141

Y. Kim, J. Jeon, Y. Jang, Y. Park, G. Yang, Y. Park, M. Yoo, C. Chung
Samsung Electronics, Korea, South

11:40
09-A.2 Halo Profile Engineering to Reduce Vt Fluctuation in High-K/Metal-Gate nMOSFETs 145

W. Chen[1], T. Yu[1], T. Ohtou[1], Y. Sheu[1], J. Wu[1], C. Liu[2]
[1]TSMC, Taiwan; [2]National Taiwan University, Taiwan

Session 09-B: TCAD: Simulation Approaches II

Tuesday, September 7, 2010, 11:20-12:40
Room B
Chair: Shinichi Takagi

Session 10-A: Invited

Tuesday, September 7, 2010, 14:00-14:40
Room A
Chair: Massimo Fischetti

Session 11-A: Variability: SOI & Nanowires

Tuesday, September 7, 2010, 14:40-15:20
Room A
Chair: Massimo Fischetti

Session 11-B: Process: Ion Implantation

Tuesday, September 7, 2010, 14:40-15:20
Room B
Chair: Juergen Lorenz

Session 12-A: Nanowires: RF & Strain

Tuesday, September 7, 2010, 15:40-16:20
Room A
Chair: Massimo Rudan

Session 12-B: Process: Interfaces & Electromigration

Tuesday, September 7, 2010, 15:40-16:20
Room B
Chair: Valery Axelrad

Session 13-A: Invited

Wednesday, September 8, 2010, 09:00-09:40
Room A
Chair: Bernd Meinerzhagen

Session 14-A: Memories I

Wednesday, September 8, 2010, 09:40-10:40
Room A
Chair: Bernd Meinerzhagen

09:40
14-A.1 **A Novel Algorithm for the Solution of Charge Transport Equations in MANOS Devices Including Charge Trapping in Alumina and Temperature Effects** **229**

A. Padovani, L. Larcher
Università di Modena e Reggio Emilia, Italy

10:00
14-A.2 **Investigation of Charge Loss Mechanisms in Planar and Raised STI Charge Trapping Flash Memories** **233**

Z. Xia, D. Kim, J. Lee, K. Lee, Y. Park, M. Yoo, C. Chung
Samsung Electronics, Korea, South

10:20
14-A.3 **Stochastic Modeling Hysteresis and Resistive Switching in Bipolar Oxide-Based Memory** **237**

A. Makarov, V. Sverdlov, S. Selberherr
TU Wien, Austria

Session 14-B: Compact Modeling

Wednesday, September 8, 2010, 09:40-10:40
Room B
Chair: Susanna Reggiani

09:40
14-B.1 **Modeling of 2D Bias Control in Overlap Region of High-Voltage MOSFETs for Accurate Device/Circuit Performance Prediction** **243**

A. Tanaka[1], Y. Oritsuki[1], H. Kikuchihara[1], M. Miyake[1], H. Mattausch[1], M. Miura-Mattausch[1], Y. Liu[2], K. Green[2]
[1]Hiroshima University, Japan; [2]TI, United States

10:00
14-B.2 **Compact Modeling of Fe-FET and Implications on Variation-Insensitive Design** **247**

C. Wang, Y. Ye, Y. Cao
Arizona State University, United States

10:20
14-B.3 **Proposal of a Fitting Accuracy Metric Suitable for Compact Model Qualification in All MOSFET Operation Regions** **251**

H. Sakamoto, T. Iizuka
Renesas Electronics, Japan

Session 15-A: Memories II

Wednesday, September 8, 2010, 11:20-12:40
Room A
Chair: Kaustav Banerjee

11:20
15-A.1 **Modeling of the Voltage Snap-Back in Amorphous-GST Memory Devices** **257**

M. Rudan[1], F. Giovanardi[1], T. Tsafack[1], F. Xiong[2], E. Piccinini[1], F. Buscemi[1], A. Liao[2], E. Pop[2], R. Brunetti[3], C. Jacoboni[3]
[1]University of Bologna, Italy; [2]University of Illinois at Urbana-Champaign, United States; [3]University of Modena and Reggio Emilia, Italy

11:40
15-A.2 **Detailed Physical Simulation of Program Disturb Mechanisms in Sub-50 nm NAND Flash Memory Strings** **261**

C. Nguyen[1], A. Kuligk[1], M. Vexler[1], M. Klawitter[1], V. Beyer[2], T. Melde[3], M. Czernohorsky[2], B. Meinerzhagen[1]
[1]TU Braunschweig, Germany; [2]CNT, Germany; [3]NaMLab gGmbH, Germany

12:00
15-A.3 **Multiphysics Modeling of PCM Devices for Scaling Investigation** **265**

G. Ferrari[1], A. Ghetti[2], D. Ielmini[1], A. Redaelli[2], A. Pirovano[2]
[1]Politecnico di Milano, Italy; [2]Numonyx, Italy

12:20
15-A.4 **FinFET SRAM Cell Optimization Considering Temporal Variability Due to NBTI/PBTI and Surface Orientation** **269**

V. Hu, M. Fan, C. Hsieh, P. Su, C. Chuang
National Chiao Tung University, Taiwan

Session 15-B: TCAD: Transport Models

Wednesday, September 8, 2010, 11:20-12:40
Room B
Chair: Axel Erlebach

11:20
15-B.1 **Symmetry Reduction by Surface Scattering and Mobility Model for Stressed <100>/(001) MOSFETs** **275**

F. Bufler, A. Erlebach, M. Oulmane
Synopsys Schweiz GmbH, Switzerland

11:40
15-B.2 **Analytical Models of Effective DOS, Saturation Velocity and High-Field Mobility for SiGe HBTs Numerical Simulation** **279**

G. Sasso[1], G. Matz[2], C. Jungemann[2], N. Rinaldi[1]
[1]University of Naples - Federico II, Italy; [2]Bundeswehr University, Germany

12:00
15-B.3 **TCAD Simulation Vs. Experimental Results in FDSOI Technology: from Advanced Mobility Modeling to 6T-SRAM Cell Characteristics Prediction** **283**

M. Jaud[1], P. Scheiblin[1], S. Martinie[2], M. Cassé[1], O. Rozeau[1], J. Dura[1], J. Mazurier[1], A. Toffoli[1], O. Thomas[1], F. Andrieu[1], O. Weber[1]
[1]CEA-LETI, MINATEC, France; [2]IM2NP-CNRS, France

12:20
15-B.4 **Improved Impact-Ionization Modelling and Validation with pn-Junction Diodes** **287**

Z. Pan[1], S. Holland[1], D. Schroeder[2], W. Krautschneider[2]
[1]NXP Semiconductors, Germany; [2]Hamburg University of Technology, Germany

Session 16-A: Invited

Wednesday, September 8, 2010, 14:00-14:40
Room A
Chair: Andreas Schenk

14:00
16-A.1 **Solving Boltzmann Transport Equation Without Monte-Carlo Algorithms - New Methods for Industrial TCAD Applications** **293**

B. Meinerzhagen[1], A. Pham[1], S. Hong[2], C. Jungemann[2]
[1]TU Braunschweig, Germany; [2]Bundeswehr University, Germany

Session 17-A: Numerics for Device Simulation

Wednesday, September 8, 2010, 14:40-15:40
Room A
Chair: Andreas Schenk

Session 17-B: Sensors and MEMS

Wednesday, September 8, 2010, 14:40-15:40
Room B
Chair: Mitiko Miura-Mattausch