

3rd IFAC Workshop on Discrete-Event System Design 2006

**Zielona Gora, Poland
13-15 September 2006**

Editors:

**Marian Adamski
Marek Wegrzyn**

**Luis Gomes
Grzegorz Labiak**

ISBN: 978-1-61738-997-9

Printed from e-media with permission by:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571



Some format issues inherent in the e-media version may also appear in this print version.

Copyright© (2006) by the International Federation of Automatic Control (IFAC)
All rights reserved.

Printed by Curran Associates, Inc. (2010)

For permission requests, please contact the publisher, International Federation of Automatic Control (IFAC) at the address below.

IFAC Secretariat
Schlossplatz 12
A-2361 Laxenburg
Austria

Phone: +43 2236 71 447
Fax: +43 2236 72 859

secretariat@ifac-control.org

Additional copies of this publication are available from:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: 845-758-0400
Fax: 845-758-2634
Email: curran@proceedings.com
Web: www.proceedings.com

CONTENTS

FORMAL METHODS IN DIGITAL DESIGN	11
A New Heuristic Algorithm for Sequential Two-Block Decomposition of Boolean Functions <i>Arkadij Zakrevskij</i>	13
Advanced Synthesis of DSP Algorithms in Modern Programmable Architectures <i>Tadeusz Łuba, Mariusz Rawski, Paweł Tomaszewicz</i>	19
HEDEFS - Hardware Embedded Deductive Fault Simulation <i>Vladimir Hahanov, Hassan Kteaman, Wade Ghribi, Elena Fomina</i>	25
AMCAS: Advanced Methods for the Co-Design of Complex Adaptive Systems <i>Alfredo Rosado-Muñoz, C. A. DeJuan-Esteban, E. Soria-Olivas, M. Bataller-Mompeán, J. Guerrero-Martínez</i>	31
Logic Controllers Dependability Verification Using a Plant Model <i>José M. Machado, Bruno Denis, Jean-Jacques Lesage, Jean-Marc Faure, Jaime C. L. Ferreira Da Silva</i>	37
Some Aspects of Logical Control Systems Design Using PRALU <i>Dmítry I. Cheremisinov, Liudmila D. Cheremisinova</i>	43
Generalized Compact Table in Decomposition of a Boolean Function <i>Yuri Pottosin, Eugeny Shestakov</i>	49
Gentzen System Calculus Implementation for Symbolic Minimalization of Complicated Logical Expressions <i>Jacek Tkacz</i>	53
TESTING AND VERIFICATION	57
From Self-Test to Self-Repair <i>Mark Zwoliński</i>	59
Modeling Technique for Model Based Error Localization and Error Removal Based on Extended UML Activity Diagrams <i>Wolfgang Fengler, Alexander Pacholik, Maria Mologina</i>	65
Statistical Detection of the Faulty Behaviour of iSLIP-Based Schedulers for VOQ Switches <i>Miguel Pereira, Enrique Soto, Juan J. Rodríguez-Andina</i>	73
Fault Tolerance Extensions of TrueTime Package for Discrete Systems Simulation <i>Dawid M. Trawczyński, Janusz Sosnowski, Janusz Zalewski</i>	79
Hierarchical Self Test for SoCs Including Logic and Interconnects <i>R. Kothe, Christian Galke, S. Schultke, H. Fröschke, Heinrich T. Vierhaus</i>	85
SPECIAL ASPECTS OF DISCRETE CONTROL	91
State Restoration at Runtime after Transient Hardware-Faults in Redundant Real-Time Systems <i>Martin Skambraks, Wolfgang A. Halang</i>	93
Compact PLC with Event-Driven Program Tasks Execution <i>Miroslaw Chmiel, Edward Hrynkiewicz, Adam Milik</i>	99
Internal Event Removal in Hierarchical and Concurrent State Diagrams <i>Anikó Costa, Luís Gomes, Helder Fransisco, Bruno Silva</i>	105
A Constructive and Modular Approach to Decentralized Supervisory Control Problems <i>Jan Komenda, Hervé Marchand, Sophie Pinchinat</i>	111
Supervisory Control of Grid Connected Wind Power Systems to Guarantee Safe Operation <i>Antoneta Iuliana Bratcu, Daniela Cristina Cernega, Iulian Monteanu</i>	117

PLC AND RLC	123
Is There a PLC Alternative for Industry? <i>Ian Clark, Sias Mostert</i>	125
Automatic PLC Code Generation Using Matlab <i>İbrahim Tolga Hasdemir, Salman Kurtulan</i>	131
Analysis of Safeness, Liveness and Persistence Properties of Petri Nets by Means of Monotone Logic Function <i>Piotr Miczulski, Marian Adamski</i>	137
Optimization of LUT-Elements Amount in Control Unit of System-on-Chip <i>Alexander Barkalov, Marek Węgrzyn, Remigiusz Wiśniewski</i>	143
Reconfigurable Logic Controller for Embedded Applications <i>Marian Adamski</i>	147
DIGITAL DESIGN	153
Modelling Hardware and Software for Fast Serial Interprocessor Communication <i>Bernd Däne, Wolfgang Fengler</i>	155
From Statecharts to FSM-Description - Transformation by Means of Symbolic Methods <i>Grzegorz Łabiak</i>	161
Configurable 8-Bit Microcontroller IP Core as a Basis for Effective System on Chip Implementation <i>Maciej Pyka, Wojciech Sakowski</i>	167
Arbitration Circuit with Cyclically Shifted Priorities for Multiprocessor System <i>Krzysztof Taborek, Edward Hrynkiewicz</i>	173
Synthesis of Parallel Controllers Through a Logic Matrix Model <i>Camilo Quintáns, Celso F. Silva, Enrique Mandado</i>	179
The Influence of the Logical Minimization on the Complexity of Circuits Realized as a Part of Gate Arrays and Custom VLSI <i>Pyotr Bibilo, Pavel Liavonchyk</i>	185
Design of Compositional Microprogram Control Units with Elementary Operational Linear Chains <i>Remigiusz Wiśniewski</i>	191
Optimization of Control Unit with Code Sharing <i>Alexander Barkalov, Larysa Titarenko, Małgorzata Kotopieńczyk</i>	195
PETRI NETS AND UML	201
RTCP-Net Approach to the Verification of Embedded Systems Implemented in Ada <i>Marcin Szyrka, Piotr Matyasik, Jacek Piwowarczyk</i>	203
UML in Design of ASIP <i>Karel Masařík, Tomáš Hruška</i>	209
UML Manufacturing System Model Analysis Using Petri Nets <i>Tomasz Kowalski</i>	215
Off-Line Identification for a Class of Discrete Event Systems Using Safe Petri Nets <i>Rebiha Bekrar, Nadhir Messai, Najib Essounboui, Abdelaziz Hamzaoui, Bernard Riera</i>	221
Stubborn Set Method for Interpreted Petri Nets <i>Andrei Karatkevich</i>	227
Semantic Integrity of Flat and Hierarchical Petri Nets <i>Grzegorz Andrzejewski</i>	233

SYSTEM DESIGN	237
MiADL: Architecture Description Language for Design Space Exploration <i>Jose Metrôlho, Carlos A. Silva, Carlos Couto, Adriano Tavares</i>	239
A Methodology to Design and Check a Plant Model <i>Benoît Rohee, Bernard Riera, Veronique Carré-Ménétrier, Jean-Marc Roussel</i>	245
PDPT Framework - Building Information System with Speedup Connectivity of Mobile Device <i>Ondřej Krejcar</i>	251
Prototyping of Concurrent Cyclic Processes <i>Paweł Majdzik, Andrzej Obuchowicz</i>	257
An Application of Databases for Management of Distributed Control Systems <i>Agnieszka Węgrzyn</i>	263
REAL-TIME SYSTEMS	269
Real-Time Climate Control in a Complex Greenhouse <i>Alessandro Candido, Franco Cicirelli, Angelo Furfaro, Libero Nigro</i>	271
Time Analysis of Protocol Converters for Wireless Transmission in Modbus Networks <i>Bartłomiej Zieliński</i>	277
Probabilistic Hybrid Automata with Variable Step Width Applied to the Analysis of Networked Automation Systems <i>Jürgen Greifeneder, Georg Frey</i>	283
Design of Experimental Platform for Testing Real-Time Database Transaction Processing <i>Václav Król, Jan Pokorný</i>	289
HARDWARE IMPLEMENTATION	295
Optimization of Circuit of Mealy Finite State Machine on FPGA Based on Encoding of the Fields of Compatible Microoperations and Verticalization of Flow-Chart <i>Alexander Barkalov, Larysa Titarenko, Arkadiusz Bukowiec</i>	297
Design of the Spiking Neuron Having Learning Capabilities Based on FPGA Circuits <i>Marek Kraft, Andrzej Kasiński, Filip Ponulak</i>	301
Error Correction Procedures for a Hardware Implementation of the Advanced Encryption Standard <i>Janusz Biernat, Mariusz Czapski, Maciej Nikodem</i>	307
Implementation of Heterogeneous Embedded Microsystems <i>Zbigniew Skowroński, Andrzej Stasiak</i>	313
Implementation of Analytic Functions of Real Argument in VLSI <i>Denis Kochanov</i>	319
Petri Net Decomposition Approach for Partial Reconfiguration of Logic Controllers <i>Marek Węgrzyn</i>	323