

2010 IEEE International SOI Conference

(SOI 2010)

**San Diego, California, USA
11 – 14 October 2010**



**IEEE Catalog Number: CFP10SOI-PRT
ISBN: 978-1-4244-9130-8**

TABLE OF CONTENTS

SESSION 1: PLENARY

Engineering a Solution to Jupiter Exploration	1
<i>K. Clark, T. Magner, M. Lisano, R. Pappalardo</i>	
Compound Semiconductors on Silicon for Future Generation VLSI	9
<i>R.J.W. Hill, A. Baraskar, C. Park, J. Barnett, P. Majhi, R. Jammy</i>	
Paths to Energy Efficient ICs	11
<i>C. Hu</i>	

SESSION 2: CIRCUITS

An SOI Technology Optimized ASIC Design System	13
<i>P.S. Zuchowski, S.M. Bentlage, M.W. Kuemerle</i>	
Timing Verification of a 45nm SOI Standard Cell Library	17
<i>J. Pelloic, Y. Laplanche, C. Hawkins, R. Kundu</i>	
An All Digital Frequency-Locked Loop Immune to Hysteresis Effects for Power Management of Multicore Processors	19
<i>C. Tretz, C. Guo, L. Jacobowitz</i>	
Design of Millimeter-Wave Mixed Signal Circuits in 45nm SOI CMOS	21
<i>J.D. Popp, B. Kormanyos, M. Adams, A. Hurtado, J. Braatz, C. Wolfhausen, T. McKay</i>	
SOI CMOS Technology for Wireless Applications: Current Trends and Perspectives	23
<i>F. Gianesello, C. Raynaud, D. Gloria, B. Rauber</i>	

SESSION 3: FDSOI, NANO-WIRES, AND 3D INTEGRATIONS

Extremely Thin SOI (ETSOI) Technology: Past, Present, and Future	25
<i>K. Cheng, A. Khakifirooz, P. Kulkarni, S. Ponoth, J. Kuss, L.F. Edge, A. Kimball, S. Kanakasabapathy, S. Schmitz, A. Reznicek, T. Adam, H. He, S. Mehta, A. Upham, S.C. Seo, J.L. Herman, R. Johnson, Y. Zhu, P. Jamison, B.S. Haran, Z. Zhu, S. Fan, H. Bu, D.K. Sadana, P. Kozlowski, J. O'Neill, B. Doris, G. Shahidi</i>	
High Performance and Low Variability Fully-Depleted Strained-SOI MOSFETs	29
<i>J. Mazurier, O. Weber, F. Andrieu, F. Allain, C. Tabone, A. Toffoli, C. Fenouillet-Beranger, I. Brevard, L. Tosti, P. Perreau, M. Belleville, O. Faynot</i>	
FDSOI Metal Gate Transistors for Ultra Low Power Subthreshold Operation	31
<i>S.A. Vitale, J. Kedzierski, P.W. Wyatt, M. Renzi, C.L. Keast</i>	
Novel Characterization of Fully-Depleted GeOI pMOSFET by Magnetoresistance	33
<i>W. Vand Den Daele, C. Le Royer, E. Augendre, G. Ghibaudo, S. Cristoleveanu</i>	
Self-Heating Effect and Characteristic Variability of Gate-All-Around Silicon Nanowire Transistors for Highly-Scaled CMOS Technology (invited)	35
<i>R. Huang, S.R. Wang, J. Zhuge, T. Yu, Y.J. Ai, C. Fan, S.S. Pu, J.B. Zou, Y.Y. Wang</i>	
High-Performance Ultra-Low Power Junctionless Nanowire FET on SOI Substrate in Subthreshold Logic Application	39
<i>C. Chen, J. Lin, M. Chiang, K. Kim</i>	
Non-Planar Device Architecture for 15nm Node: FinFET or Trigate?	41
<i>C. Lin, J. Chang, M. Guillorn, A. Bryant, P. Oldiges, W. Haensch</i>	
Development of Self-assembled 3-D Integration Technology and Study of Microbump and TSV Induced Stress in Thinned Chip/Wafer	43
<i>T. Tanaka, T. Fukushima, K.W. Lee, M. Murugesan, M. Koyanagi</i>	

SESSION 4: POSTERS

A Metrology of Silicon Film Thermal Conductivity Using Micro-Raman Spectroscopy	47
<i>X. Liu, X. Wu, T. Ren</i>	
Analog Image Processing Circuit with 0.25μm CMOS Compatible SOS MESFETs	49
<i>S. Kim, W. Lepkowski, T.J. Thornton, B. Bakkaloglu</i>	

Numerically Controlled Sacrificial Plasma Oxidation Using Array of Electrodes for Improving Thickness Uniformity of SOI	51
<i>Y. Sano, S. Kamisaka, K. Yoshinaga, H. Mimura, S. Matsuyama, K. Yamauchi</i>	
Performance Characterization of PD-SOI Ring Oscillators at Cryogenic Temperatures	53
<i>I.V. Vernik, T.A. Ohki, M.B. Ketchen, M. Bhushan</i>	
Analog Operation of Junctionless Transistors at Cryogenic Temperatures	55
<i>R.T. Doria, M.A. Pavanello, R.D. Trevisoli, M. De Souza, C.W. Lee, I. Ferain, N.D. Akhavan, R. Yan, P. Razavi, R. Yu, A. Kranti, J.P. Colinge</i>	
Evaluation of Static Noise Margin and Performance of 6T FinFET SRAM Cells with Asymmetric Gate to Source/Drain Underlap Devices	57
<i>V.P. Hu, M. Fan, P. Su, C. Chuang</i>	
Non-Linear Analysis of n-type Schottky-Barrier MOSFETs	59
<i>J.C. Tinoco, C. Urban, M. Emam, S. Mantl, Q.T. Zhao, J.P. Raskin</i>	
Mobility Improvement in Nanowire Junctionless Transistors by Uniaxial Strain	61
<i>J.P. Raskin, J.P. Colinge, I. Ferain, C.W. Lee, N. Dehdashti, R. Yan, P. Razavi, R. Yu</i>	
Effects of HfSiO₂ Nitridation and TiN Metal Gate Thickness on p- and n-SOI MuGFETs for Analog Applications	63
<i>M. Galeti, M. Rodrigues, J.A. Martino, N. Collaert, E. Simoen, C. Claeys</i>	
Comparison Between the Behavior of Submicron Graded-Channel SOI nMOSFETs with Fully- and Partially-Depleted Operations in a Wide Temperature Range	65
<i>M. De Souza, M. Emam, D. Vanhoenacker-Janvier, J.P. Raskin, D. Flandre, M.A. Pavanello</i>	
Fin Shape Influence on the Analog Performance of Standard and Strained MuGFETs	67
<i>R.T. Buhler, J.A. Martino, P.G.D. Agopian, R. Giacomini, E. Simoen, C. Claeys</i>	
Parasitic Back-Interface Conduction in Planar and Triple-Gate SOI Transistors	69
<i>R. Ritzenthaler, F. Lime, M. Ricoma, F. Martinez, O. Faynot, F. Pascal, M. Valenza, E. Miranda, S. Cristoloveanu, B. Iniguez</i>	
Forward Block Characteristic of a Novel SOI LDMOS with a Buried P-type Layer	71
<i>S.G. Xu, H.P. Zhang, D.J. Wang, G.H. Liu, X.Y. Niu, M. Lin, L.Y. Xu</i>	
Ultra-Low Dropout Linear Regulator Using an SOI MESFET	73
<i>W. Lepkowski, S.J. Wilk, B. Bakkaloglu, P.S. Fechner, T.J. Thornton</i>	
Electrical Characterization of SOI Solar Cells in a Wide Temperature Range	75
<i>M. De Souza, O. Bulteel, D. Flandre, M.A. Pavanello</i>	
Optimization of RTA process for PVD-TiN gate FinFETs	77
<i>Y.X. Liu, T. Kamei, K. Endo, S. O'uchi, J. Tsukada, H. Yamauchi, Y. Ishikawa, T. Hayashida, T. Matsukawa, K. Sakamoto, A. Ogura, M. Masahara</i>	
Investigation of Kink-induced Excess RF Channel Noise in Sub-50 nm PD-SOI MOSFETs	79
<i>N.S. Wadje, V.B. Neeli, R.P. Jindal, H.M. Nayfeh, R. Todi</i>	
Ultra Thin Fully Depleted Active Pixel Sensors Processed on SOI Wafers	81
<i>L. Andricek, G. Liemann, H.G. Moser, R.H. Richter, B. Schweinfest</i>	

SESSION 5: RADIATION

Design and Evaluation of SOI Devices for Radiation Environments (Invited)	83
<i>R.D. Schrimpf, M.L. Alles, D.M. Fleetwood, D.R. Ball, M.J. Gadlage, F. El Mamouni</i>	
Stacked Devices for SEU Immune Design	87
<i>P. Oldiges, K. Rodbell, T. Ning, J. Cai, D. Heidel, H. Tang, L. Wissel, M. Gordon</i>	
Total Dose Radiation Response of a 45nm SOI Technology	89
<i>S.T. Liu, A. Hurst, H.L. Hughes, P. McMarr, J. Benedito, C. Capasso</i>	
Comparing Single Event Upset Sensitivity of Bulk vs. SOI Based FinFET SRAM Cells using TCAD Simulations	91
<i>D.R. Ball, M.L. Alles, R.D. Schrimpf, S. Cristoloveanu</i>	
Total-Ionizing-Dose Radiation Response of Partially-Depleted SOI Devices	93
<i>N. Rezzak, E.X. Zhang, M.L. Alles, R.D. Schrimpf, H. Hughes</i>	

SESSION 6: SOI MATERIALS

The Use of High Resolution Haze for Control of SOI Surface Roughness in a Volume Production Environment	95
<i>R. Brun, C. Moulin, G. Bast, G. Simpson, P. Dighe</i>	

Electrical and Thermal Characterization of 150 nm Silicon-on-polycrystalline-Silicon Carbide Hybrid Substrates	97
<i>S. Lotfi, O. Vallin, L.G. Li, L. Vestling, H. Norstrom, J. Olsson</i>	
Growth of Epitaxial Silicon-on-Insulator Substrates by Solid State Epitaxy	99
<i>F.E. Arkun, S. Semans, G. Vosters, R.S. Smith, A. Clark</i>	
Finishing of Silicon Film for Silicon-on-Glass	105
<i>A. Usenko</i>	

SESSION 7: MEMORY

Embedded Memory Considerations in SOI	107
<i>G. Wang, C. Radens, J. Safran, C. Pei, G. Freeman, P. Parries, R. Malik, S.S. Iyer</i>	
Characterization of Novel TiN/HfO₂ Metal Insulator Semiconductor Stack for 32nm eDRAM	109
<i>P. Goyal, S. Gupta, R. Krishnan, W. Davies, H. Ho, A. Tessier, A. Arya, S. Deshpande, S. Fang, S. Lee, Z. Li, J. Liu, R. Takalkar, J. Dadson, A. Chakravarti, A. Domenicucci, J. Shepard, K. McStay, B. Morgenfeld, S. Allen, X. Li, B. Khan, R. Knarr, P. Arndt, R. Venigalla, M. Chudzik, S. Stiffler</i>	
Reliability Study in Capacitor Less 1T-RAM Cells on SOI	111
<i>M. Aoulaiche, N. Collaert, E. Simoen, A. Mercha, B. De Wachter, K.K. Bourdelle, B.Y. Nguyen, F. Boedt, D. Delprat, M. Jurczak, L. Altimime</i>	
Scaling Floating-Body DRAM: Rationale for a Refined 2T Cell	113
<i>Z. Lu, Z. Zhou, J.G. Fossum</i>	
Independently-Controlled-Gate FinFET Schmitt Trigger Sub-threshold SRAMs	115
<i>C. Hsieh, M. Fan, V.P. Hu, P. Su, C. Chuang</i>	
Investigation of Hysteresis Memory Effects in SOI FinFETs with ONO Buried Insulator	117
<i>S.J. Chang, K.I. Na, M. Bawedin, Y.H. Bae, K.H. Park, J.H. Lee, W. Xiong, S. Cristoloveanu</i>	

SESSION 8: SOI MODELS, ESD, AND DEVICES IN HARSH ENVIRONMENTS

HiSIM-SOI: Complete Surface-Potential-Based Model Valid for All SOI-Structure Types	119
<i>M. Miura-Mattausch, S. Amakawa, M. Miyake, H. Kikuchihara, S. Baba, H.J. Mattausch</i>	
Analysis of SOI MOSFET Physics for Compact Modeling	123
<i>S. Baba, J. Ida, K. Tani, T. Chiba, Y. Igarashi, K. Sakamoto, M. Miura-Mattausch</i>	
Field Effect Resistor, a Single-device-at-pad Solution for ESD Protection in Deeply Scaled SOI Technology	125
<i>S. Cao, A.A. Salman, J. Chun, S.G. Beebe, M.M. Pelella, R.W. Dutton</i>	
ESD Robustness of FDSOI Gated Diode for ESD Network Design: Thin or Thick BOX?	127
<i>T. Benoist, C. Fenouillet-Beranger, P. Perreau, C. Buj, P. Galy, D. Marin-Cudraz, O. Faynot, S. Cristoloveanu, P. Gentil</i>	
High Temperature RF Behavior of SOI MOSFET Transistors for Low Power Low Voltage Applications	129
<i>M. Emam, D. Vanhoenacker-Janvier, J.P. Raskin</i>	

SESSION 9: OPTICAL DEVICES, SENSORS, AND HIGH VOLTAGE DEVICES

Hybrid Silicon Lasers: Integration of III-V and Silicon Photonics Using Wafer Bonding	131
<i>R. Jones, H. Park, A.W. Fang, M. Sysak, B. Koch, D. Liang, H. Chang, J.E. Bowers</i>	
Photonic Integrated Circuits in Silicon-on-Insulator	133
<i>W. Bogaerts, S.K. Selvaraja, P. Dumon, P. Absil, D. Van Thourhout, R. Baets</i>	
Integrated Radiation Image Sensors with SOI Technology	135
<i>Y. Arai, T. Miyoshi, R. Ichimiya, K. Hara, Y. Onuki</i>	
Disruptive Ultra-Low-Power SOI CMOS Circuits towards μW Medical Sensor Implants	140
<i>G. Gosset, D. Bol, G. Pollissard-Quatremere, B. Rue, D. Flandre</i>	
Impact of Back-Gate Biasing on Ultra-thin Silicon-On-Insulator-Based Nanoribbon Sensors	142
<i>P.G. Fernandes, R.A. Chapman, O. Seitz, H.J. Stiegler, H.C. Wen, Y.J. Chabal, E.M. Vogel</i>	
Ultra Low Power, Harsh Environment SOI-CMOS Design of Temperature Sensor Based Threshold Detection and Wake-Up IC	144
<i>M. Assaad, P. Gerard, L.A. Francis, D. Flandre</i>	
Single Trench Isolation for a 650 V SOI Technology with Low Mechanical Stress	146
<i>G. Kuttler, R. Lerner, U. Eckoldt, K. Schottmann, M. Fritzsche, M. Schramm, K. Erler, S. Heinz, J.T. Horstmann</i>	

SESSION 10: LATE NEWS

SOI-Enabled Three-Dimensional Integrated-Circuit Technology 148
C.K. Chen, B. Wheeler, D.R.W. Yost, J.M. Knecht, C.L. Chen, C.L. Keast

High-Frequency Characterization of Intrinsic FinFET Channel 150
H. Sakai, S. O'uchi, T. Matsukawa, K. Endo, Y.X. Liu, T. Tsukada, Y. Ishikawa, T. Nakagawa, T. Sekigawa, H. Koike, K. Sakamoto, M. Masahara, H. Ishikuro

Suppression of DIBL and Current-Onset Voltage Variability in Intrinsic Channel Fully Depleted SOI MOSFETs..... 152
T. Hiramoto, T. Mizutani, A. Kumar, A. Nishida, T. Tsunomura, S. Inaba, K. Takeuchi, S. Kamohara, T. Mogami

Author Index