

2010 IEEE 25th International Symposium on Defect and Fault Tolerance in VLSI Systems

(DFT 2010)

**Kyoto, Japan
6 - 8 October 2010**



**IEEE Catalog Number: CFP10078-PRT
ISBN: 978-1-4244-8447-8**

2010 25th International Symposium on Defect and Fault Tolerance in VLSI Systems

DFT 2010

Table of Contents

Message from the Symposium Chairs.....	x
Committee Members.....	xii
Reviewers.....	xiv

Keynote I

Self-Synchronuous Circuits with Completion/Error Detection as a Candidate of Future LSI Resilient for PVT Variations and Aging	3
<i>K. Asada, M. Ikeda, B. S. Devlin, and T. Sogabe</i>	

Session 1: Emerging Technologies

An Analytical Error Model for Pattern Clipping in DNA Self-Assembly	7
<i>Zahra Mashreghian Arani, Masoud Hashempour, and Fabrizio Lombardi</i>	
Logic Gate Failure Characterization for Nanoelectronic EDA Tools	16
<i>Payman Zarkesh-Ha and Ali Arabi M. Shahi</i>	
Parameter Variability in Nanoscale Fabrics: Bottom-Up Integrated Exploration	24
<i>Prithish Narayanan, Michael Leuchtenburg, Jorge Kina, Prachi Joshi, Pavan Panchapakshan, Chi On Chui, and C. Andras Moritz</i>	

Session 2: Design for Fault Tolerance I

Reliability-Driven System-Level Synthesis of Embedded Systems	35
<i>Cristiana Bolchini and Antonio Miele</i>	
Hypervisor-Based Virtual Hardware for Fault Tolerance in COTS Processors Targeting Space Applications	44
<i>Salvatore Campagna, Moazzam Hussain, and Massimo Violante</i>	
A Hardware-Oriented Fault-Tolerant Routing Algorithm for Irregular 2D-Mesh Network-on-Chip without Virtual Channels	52
<i>Yusuke Fukushima, Masaru Fukushi, Ikuko Eguchi Yairi, and Takeshi Hattori</i>	
Minimal Path, Fault Tolerant, QoS Aware Routing with Node and Link Failure in 2-D Mesh NoC	60
<i>Navaneeth Rameshan, V. Laxmi, M. S. Gaur, M. Ahmed, and K. K. Paliwal</i>	

Invited Talk I

Circuit Failure Prediction by Field Test - A New Task of Testing	69
<i>Yasuo Sato</i>	

Session 3: Design for Fault Tolerance II

Soft Error Tolerant BILBO FF	73
<i>Kazuteru Namba and Hideo Ito</i>	
A Design of Self-Defect-Compensatable Hardware Neuron for Multi-layer Neural Networks	82
<i>Kunihito Yamamori, Keisuke Tashiro, Masamichi Kusano, and Ikuo Yoshihara</i>	
Combining Hardware- and Software-Based Self-Repair Methods for Statically Scheduled Data Paths	90
<i>Mario Schölzel and Sebastian Müller</i>	

Poster Session

The Impact of Manufacturing Defects on the Fault Tolerance of TMR-Systems	101
<i>Marc Hunger and Sybille Hellebrand</i>	
CFBLT: A Closed Feed Back Loop Type Queuing System; Modeling and Analysis	109
<i>Tomoyuki Nagase, Kenji Ichijo, Akiko Narita, and Yoshio Yoshioka</i>	
Programmable MBIST Merging FSM and Microcode Techniques Using Macro Commands	115
<i>NurQamarina Mohd Noor, Azilah Saparon, and Yusrina Yusof</i>	
A Strategy for Interconnect Testing in Stacked Mesh Network-on-Chip	122
<i>Min-Ju Chan and Chun-Lung Hsu</i>	
Efficient Two-Dimensional Error Codes for Multiple Bit Upsets Mitigation in Memory	129
<i>Ming Zhu, Liyi Xiao, Shuhao Li, and Yanjing Zhang</i>	
Adaptive De-noising Filter Algorithm for CMOS Image Sensor Testing Applications	136
<i>Chun-Lung Hsu, Chen-Wei Lan, Yu-Chih Lo, and Yu-Sheng Huang</i>	
High-Performance Cluster-Fault Tolerance Scheme for Hybrid Nanoelectronic Memories	144
<i>Nor Zaidi Haron and Said Hamdioui</i>	
A Probabilistic Method to Detect Anomalies in Embedded Systems	152
<i>Mahroo Zandrahimi, Alireza Zarei, and Hamid R. Zarandi</i>	
Duplication Based One-to-Many Coding for Trojan HW Detection	160
<i>Osnat Keren, Ilya Levin, and Mark Karpovsky</i>	
SEU-Hardened Dual Data Rate Flip-Flop Using C-Elements	167
<i>Srikanth V. Devarapalli, Payman Zarkesh-Ha, and Steven C. Suddarth</i>	

Design and Evaluation of Burst-Mode Asynchronous 8-Bit Microprocessor Using Standard FPGA Development System	172
<i>Tatsuya Suto, Kenji Ichijo, and Yoshio Yoshioka</i>	
Case Studies on Transition Fault Test Generation for At-speed Scan Testing	180
<i>Nor Azura Zakaria, Edward V. Bautista Jr., Suhaimi Bahisham Jusoh, Weng Fook Lee, and Xiaoqing Wen</i>	

Session 4: Design for Fault Tolerance III

A Reliable Reconfiguration Controller for Fault-Tolerant Embedded Systems on Multi-FPGA Platforms	191
<i>C. Bolchini, L. Fossati, D. Merodio Codinachs, A. Miele, and C. Sandionigi</i>	
A New Soft-Error Resilient Voltage-Mode Quaternary Latch	200
<i>Eduardo Rhod, Luca Sterpone, and Luigi Carro</i>	
An Approximate Soft Error Reliability Sorting Approach Based on State Analysis of Sequential Circuits	209
<i>Dan Zhu, Tun Li, and Si-kun Li</i>	
A Switch Box Architecture to Mitigate Bridging and Short Faults in SRAM-Based FPGAs	218
<i>Hassan Ebrahimi, Morteza Saheb Zamani, and Seyyed Ahmad Razavi</i>	

Keynote II

Test Challenge for Deep Sub-micron Era - Test & Diagnosis Platform: STARCAD-Clouseau	227
<i>Takashi Aikyo</i>	

Session 5: Yield Analysis and Dependability I

Tradeoffs in Imager Design with Respect to Pixel Defect Rates	231
<i>Glenn H. Chapman, Jenny Leung, Israel Koren, and Zahava Koren</i>	
Time/Temperature Degradation of Solar Cells under the Single Diode Model	240
<i>Pilin Junsangsri and Fabrizio Lombardi</i>	
Modeling Open Defects in Nanometric Scale CMOS	249
<i>Anant Narayan Hariharan, Salvatore Pontarelli, Marco Ottavi, and Fabrizio Lombardi</i>	

Invited Talk II

Low-Power Testing for Low-Power Devices	261
<i>Xiaoqing Wen</i>	

Session 6: Yield Analysis and Dependability II

On-die Ring Oscillator Based Measurement Scheme for Process Parameter Variations and Clock Jitter	265
<i>M. Omaña, D. Giaffreda, C. Metra, TM. Mak, S. Tam, and A. Rahman</i>	
Incorporating Heterogeneous Redundancy in a Nanoprocessor for Improved Yield and Performance	273
<i>Priyamvada Vijayakumar, Pritish Narayanan, Israel Koren, C. Mani Krishna, and C. Andras Moritz</i>	
Single Event Induced Double Node Upset Tolerant Latch	280
<i>Kazuteru Namba, Masatoshi Sakata, and Hideo Ito</i>	
Modelling a CNTFET with Undeposited CNT Defects	289
<i>Geunho Cho, Fabrizio Lombardi, and Yong-Bin Kim</i>	

Keynote III

Industrial Approach for Dependability	299
<i>Nobuyasu Kanekawa</i>	

Session 7: Testing and Design for Test

A Multi-dimensional Iddq Testing Method Using Mahalanobis Distance	303
<i>Yoshiyuki Nakamura and Masashi Tanaka</i>	
Test Selection Policies for Faster Incremental Fault Detection	310
<i>L. Amati, C. Bolchini, and F. Salice</i>	
Massively Deployable Intelligent Sensors for the Smart Power Grid	319
<i>Vijay K. Jain and Glenn H. Chapman</i>	

Session 8: BIST and On-chip Test Generation

Hybrid Built-In Self-Test Architecture for Multi-port Static RAMs	331
<i>Lizhen Yu, Jeffrey Hung, Boryau Sheu, Bill Huynh, Loc Nguyen, Shianling Wu, Laung-Terng Wang, and Xiaoqing Wen</i>	
AF-Test: Adaptive-Frequency Scan Test Methodology for Small-Delay Defects	340
<i>Tsung-Yeh Li, Shi-Yu Huang, Hsuan-Jung Hsu, Chao-Wen Tzeng, Chih-Tsun Huang, Jing-Jia Liou, Hsi-Pin Ma, Po-Chiun Huang, Jenn-Chyou Bor, Cheng-Wen Wu, Ching-Cheng Tien, and Mike Wang</i>	
Gradual Diagnostic Test Generation Based on the Structural Distance between Indistinguished Fault Pairs	349
<i>Irith Pomeranz and Sudhakar M. Reddy</i>	
Logic BIST Architecture Using Staggered Launch-on-Shift for Testing Designs Containing Asynchronous Clock Domains	358
<i>Shianling Wu, Laung-Terng Wang, Lizhen Yu, Hiroshi Furukawa, Xiaoqing Wen, Wen-Ben Jone, Nur A. Toubia, Feifei Zhao, Jinsong Liu, Hao-Jan Chao, Fangfang Li, and Zhigang Jiang</i>	

Invited Talk III

A Study of eSRAM Testability	369
<i>Noriaki Takagi</i>	

Session 9: Error Detection and Correction

Prolongation of Lifetime and the Evaluation Method of Dependable SSD	373
<i>Kensuke Tai and Masato Kitakami</i>	
Warning Prediction Sequential for Transient Error Prevention	382
<i>Bishnu Prasad Das and Hidetoshi Onodera</i>	
Transient Fault and Soft Error On-die Monitoring Scheme	391
<i>Daniele Rossi, Martin Omaña, and Cecilia Metra</i>	
A Hybrid Scheme for Concurrent Error Detection of Multiplication over Finite Fields	399
<i>Bijan Ansari and Ingrid Verbauwhede</i>	

Session 10: Error Detection and Correction

Recovery Method for a Laser Array Failure on Dynamic Optically Reconfigurable Gate Arrays	411
<i>Daisaku Seto and Minoru Watanabe</i>	
Error Detection and Correction in Content Addressable Memories	420
<i>S. Pontarelli, M. Ottavi, and A. Salsano</i>	
Online Multiple Fault Detection in Reversible Circuits	429
<i>Navid Farazmand, Masoud Zamani, and Mehdi B. Tahoori</i>	
Analog Design for a Power Transmission Line Sensing and Analysis VLSI Chip	438
<i>E. MacLean and V. K. Jain</i>	
Author Index	447