

2010 IEEE/ACM International Conference on Computer-Aided Design

(ICCAD 2010)

**San Jose, California, USA
7-11 November 2010**



IEEE Catalog Number:
ISBN:

CFP10CAD-PRT
978-1-4244-8193-4

TABLE OF CONTENTS

Session 1-A Fast and Accurate System Estimation, Evaluation, and Optimization

Moderators: *Hao Yu – Nanyang Technological Univ.*
Sung Kyu Lim – Georgia Institute of Technology

1-A.1	Fidelity Metrics for Estimation Models	1
	<i>Haris Javaid, Aleksander Ignjatovic, Sri Parameswaran</i>	
1-A.2	Fast Performance Evaluation of Fixed-Point Systems with Un-Smooth Operators	9
	<i>Karthick Parashar, Daniel Menard, Romuald Rocher, Olivier Sentieys,</i> <i>David Novo, Francky Catthoor</i>	
1-A.3	Variation-Aware Layout-Driven Scheduling for Performance Yield Optimization	17
	<i>Gregory Lucas, Deming Chen</i>	

Session 1-B Manufacturing-Aware Design

Moderator: *Azadeh Davoodi – Univ. of Wisconsin*

1-B.1	Analysis and Optimization of SRAM Robustness for Double Patterning Lithography	25
	<i>Vivek Joshi, Kanak Agarwal, David Blaauw, Dennis Sylvester</i>	
1-B.2	WISDOM: Wire Spreading Enhanced Decomposition of Masks in Double Patterning Lithography	32
	<i>Kun Yuan, David Pan</i>	
1-B.3	Maximum-Information Storage System: Concept, Implementation and Application	39
	<i>Xin Li</i>	
1-B.4	Multi-Wafer Virtual Probe: Minimum-Cost Variation Characterization by Exploring Wafer-to-Wafer Correlation	47
	<i>Wangyang Zhang, Xin Li, Emrah Acar, Frank Liu, Rob Rutenbar</i>	

Session 1-C Analog and Mixed Signal Verification and Optimization

Moderator: *L. Miguel Silveira – Cadence Research Labs, INESC-ID/IST - TU Lisbon*

1-C.1	On Behavioral Model Equivalence Checking for Large Analog/Mixed Signal Systems	55
	<i>Amandeep Singh, Peng Li</i>	
1-C.2	An Algorithm for Exploiting Modeling Error Statistics to Enable Robust Analog Optimization	62
	<i>Ashish Kumar Singh, Mario Lok, Kareem Ragab, Constantine Caramanis, Michael Orshansky</i>	
1-C.3	A Simple Implementation of Determinant Decision Diagram	70
	<i>Guoyong Shi</i>	

Tutorial 1	Designing for Uncertainty: Addressing Process Variations and Aging Issues in Digital Systems	
Moderator:	Diana Marculescu – Carnegie Mellon Univ.	
1-T.1	Aging Analysis at Gate and Macro Cell Level	77
	<i>Ulf Schlichtmann, Dominik Lorenz, Martin Barke</i>	
1-T.2	Resilient Microprocessor Design for Improving Performance and Energy Efficiency	85
	<i>Keith Bowman, James Tschanz</i>	
1-T.3	Process Variation Aware Performance Modeling and Dynamic Power Management for Multicore Systems	89
	<i>Siddharth Garg, Diana Marculescu, Sebastian Herbert</i>	
Session 2-A	Design-Aware Manufacturing	
Moderator:	Minsik Cho – IBM Corp.	
2-A.1	Design-Aware Mask Inspection	93
	<i>Abde Ali Kagalwalla, Puneet Gupta, Chris Proglar, Steve McDonald</i>	
2-A.2	SMATO: Simultaneous Mask and Target Optimization for Improving Lithographic Process Window	100
	<i>Shayak Banerjee, Kanak Agarwal, Michael Orshansky</i>	
2-A.3	Template-Mask Design Methodology for Double Patterning Technology	107
	<i>Chin-Hsiung Hsu, Yao-Wen Chang, Sani Nassif</i>	
2-A.4	Fast and Lossless Graph Division Method for Layout Decomposition Using SPQR-Tree	112
	<i>Wai-Shing Luk, Huiping Huang</i>	
2-A.5	Design Dependent Process Monitoring for Back-End Manufacturing Cost Reduction	116
	<i>Tuck-Boon Chan, Aashish Pant, Lerong Cheng, Puneet Gupta</i>	
Session 2-B	Advances in Embedded Systems and FPGA Synthesis	
Moderator:	Swamy Muddu – Advanced Micro Devices, Inc.	
2-B.1	SETS: Stochastic Execution Time Scheduling for Multicore Systems by Joint State Space and Monte Carlo	123
	<i>Nabeel Iqbal, Jörg Henkel</i>	
2-B.2	Combining Optimistic and Pessimistic DVS Scheduling: An Adaptive Scheme and Analysis	131
	<i>Simon Perathoner, Jian-Jia Chen, Kai Lampka, Nikolay Stoimenov, Lothar Thiele</i>	
2-B.3	Unified Theory of Real-Time Task Scheduling and Dynamic Voltage/Frequency Scaling on MPSoCs	139
	<i>Hessam Kooti, Eli Bozorgzadeh</i>	
2-B.4	In-Place Decomposition for Robustness in FPGA	143
	<i>Ju-Yueh Lee, Zhe Feng, Lei He</i>	

Session 2-C Enhancing Test for Delays and Opens under Power-Sensitive Conditions

Moderator: *Suriyaprakash Natarajan – Intel Corp.*

2-C.1	MVP: Capture-Power Reduction with Minimum-Violations Partitioning for Delay Testing	149
	<i>Zhen Chen, Krishnendu Chakrabarty, Dong Xiang</i>	
2-C.2	Testing Methods for Detecting Stuck-Open Power Switches in Coarse-Grain MTCMOS Designs	155
	<i>Szu-Pang Mu, Willy Wang, Hao-Yu Yang, Mango Chao, Shi-Hao Chen, Chih-Mou Tseng, Tsung-Ying Tsai</i>	
2-C.3	A Scalable Quantitative Measure of IR-Drop Effects for Scan Pattern Generation	162
	<i>Meng-Fan Wu, Kun-Han Tsai, Wu-Tung Cheng, Hsin-Cheih Pan, Jiun-Lang Huang, Augustli Kifli</i>	
2-C.4	Trace Selection for Improving Timing and Logic Visibility for Post-Silicon Validation	168
	<i>Hamid Shojaei, Azadeh Davoodi</i>	

Tutorial 2 Reliability Analysis and Optimization at System Level: A Straddle between Complexity and Accuracy

Moderator: *Jürgen Teich – Univ. of Erlangen-Nuremberg*

2-T.1	System-Level Impact of Chip-Level Failure Mechanisms and Screens	173
	<i>Anne Gattiker</i>	
2-T.2	Cross-Layer Error Resilience for Robust Systems	177
	<i>Larkhoon Leem, Hyungmin Cho, Hsiao-Heng Lee, Young Moon Kim, Yanjing Li, Subhasish Mitra</i>	
2-T.3	Reliability, Thermal, and Power Modeling and Optimization	181
	<i>Robert Dick</i>	
2-T.4	Symbolic System Level Reliability Analysis	185
	<i>Michael Glass, Martin Lukasiewicz, Felix Reimann, Christian Haubelt, Jürgen Teich</i>	

Session 3-A Advanced Scheduling for Memory Systems

Moderators: *Deming Chen – Univ. of Illinois at Urbana-Champaign
Sung Kyu Lim – Georgia Institute of Technology*

3-A.1	Hierarchical Memory Scheduling for Multimedia MPSoCs	190
	<i>Ye-Jyun Lin, Chia-Lin Yang, Tay-Jyi Lin, Jiao-Wei Huang, Naehyuck Chang</i>	
3-A.2	Credit Borrow and Repay: Sharing DRAM with Minimum Latency and Bandwidth Guarantees	197
	<i>Zefu Dai, Mark Jarvin, Jianwen Zhu</i>	
3-A.3	Scheduling of Synchronous Data Flow Specifications on Scratchpad Memory based Embedded Processors	205
	<i>Weijia Che, Karam S. Chatha</i>	

Session 3-B Making Critical Decision on Power in Physical Synthesis

Moderators: *Lars Hagen – Cadence Design Systems, Inc.*
Gi-Joon Nam – IBM Corp.

- 3-B.1 The Fast Optimal Voltage Partitioning Algorithm for Peak Power Density Minimization** 213
Jia Wang, Shiyun Hu
- 3-B.2 Post-Placement Power Optimization with Multi-Bit Flip-Flops** 218
Yao-Tsung Chang, Chih-Cheng Hsu, Mark Po-Hung Lin, Yu-Wen Tsai, Sheng-Fong Chen
- 3-B.3 On Power and Fault-Tolerant Optimization in FPGA Physical Synthesis** 224
Manu Jose, Yu Hu, Rupak Majumdar

Session 3-C Advances in Yield and Quality Analysis

Moderator: *Haluk Konuk – Broadcom Corp.*

- 3-C.1 Yield Enhancement for 3D-Stacked Memory by Redundancy Sharing Across Dies** 230
Li Jiang, Rong Ye, Qiang Xu
- 3-C.2 Mathematical Yield Estimation for Two-Dimensional-Redundancy Memory Arrays** 235
Mango Chao, Ching-Yu Chin, Chen-Wei Lin
- 3-C.3 Analog Test Metrics Estimates with PPM Accuracy** 241
Haralampos-G. Stratigopoulos, Salvador Mir

Tutorial 3 Analog Challenges in Nanometer CMOS and Digitalization of Analog Functionality

Moderator: *Stephan Henzler – Infineon Technologies AG*

- 3-T.1 Design Automation Towards Reliable Analog Integrated Circuits** 248
Georges Gielen, Elie Maricaud, Pieter De Wit
- 3-T.2 Energy-Efficient 60GHz Wireless Transceiver Design** n/a
Elad Alon
- 3-T.3 Digitalization of Mixed-Signal in Nanometer Technologies** 252
Stephan Henzler

Session 4-A Design Optimization for Power-Efficient Synchronous and Asynchronous Systems

Moderator: *Sung Kyu Lim – Georgia Institute of Technology*

- 4-A.1 Efficient Trace-Driven Metaheuristics for Optimization of Networks-on-Chip Configurations** 256
Andrew B. Kahng, Bill Lin, Kambiz Samadi, Rohit Sunkam Ramanujam
- 4-A.2 A Self-Evolving Design Methodology for Power Efficient Multi-Core Systems** 264
Jin Sun, Rui Zheng, Jyothi Velamala, Yu Cao, Roman Lysecky, Karthik Shankar, Janet Roveda
- 4-A.3 An Energy and Power-Aware Approach to High-Level Synthesis of Asynchronous Systems** 269
John Hansen, Montek Singh
- 4-A.4 Clustering-Based Simultaneous Task and Voltage Scheduling for NOC Systems** 277
Yifang Liu, Yu Yang, Jiang Hu

Session 4-B Improving Simulation Performance

Moderators: *Ting Mei – Sandia National Labs*

L. Miguel Silveira – Cadence Research Labs, INESC-ID/IST - TU Lisbon

4-B.1	Generalized Nonlinear Timing/Phase Macromodeling: Theory, Numerical Methods and Applications	284
	<i>Chenjie Gu, Jaijeet Roychowdhury</i>	
4-B.2	Phase Equations for Quasi-Periodic Oscillators	292
	<i>Alper Demir, Chenjie Gu, Jaijeet Roychowdhury</i>	
4-B.3	On-the-Fly Runtime Adaptation for Efficient Execution of Parallel Multi-Algorithm Circuit Simulation	298
	<i>Xiaoji Ye, Peng Li</i>	

Session 4-C Advances in Global Routing

Moderators: *Mustafa Ozdal – Intel Corp.*

Patrick Groeneveld – Magma Design Automation, Inc.

4-C.1	An Auction based Pre-Processing Technique to Determine Detour in Global Routing	305
	<i>Yue Xu, Chris Chu</i>	
4-C.2	Simultaneous Antenna Avoidance and via Optimization in Layer Assignment of Multi-Layer Global Routing	312
	<i>Tsung-Hsien Lee, Ting-Chi Wang</i>	
4-C.3	GLADE: A Modern Global Router Considering Layer Directives	319
	<i>Yen-Jung Chang, Tsung-Hsien Lee, Ting-Chi Wang</i>	

Tutorial 4 System Level Design – An Industrial Perspective

Moderator: *Guido Stehr – Infineon Technologies AG*

4-T.1	Transaction Level Modeling in Practice: Motivation and Introduction	324
	<i>Guido Stehr, Josef Eckmueller</i>	
4-T.2	Standards for System Level Design	332
	<i>Laurent Maillet-Contoz</i>	
4-T.3	Design Space Exploration and Performance Evaluation at Electronic System Level for NoC-Based MPSoC	336
	<i>Soeren Sonntag, Francisco Gilabert</i>	
4-T.4	ESL Solutions for Low Power Design	340
	<i>Sylvian Kaiser, Ilija Materic, Rabih Saade</i>	
4-T.5	HW/SW Co-Design of Parallel Systems	344
	<i>Enno Wein</i>	
4-T.6	Application Specific Processor Design	349
	<i>Achim Nohl, Frank Schirrmeister, Drew Taussig</i>	

Session 5-A System-Level Static and Dynamic Low Power Design

Moderators: *Sri Parameswaran – Univ. of New South Wales*
Karam Chatha – Arizona State Univ.

- 5-A.1 Selective Instruction Set Muting for Energy-Aware Adaptive Processors** 353
Muhammad Shafique, Lars Bauer, Jörg Henkel
- 5-A.2 Optimal Algorithm for Profile-Based Power Gating: A Compiler Technique for Reducing Leakage on Execution Units in Microprocessors** 361
Danbee Park, Jungseob Lee, Nam Sung Kim, Taewhan Kim
- 5-A.3 Memory Access Aware On-Line Voltage Control for Performance and Energy Optimization** 365
Xi Chen, Chi Xu, Robert Dick

Session 5-B Leveraging Logics, Wire and 3D for Physical Synthesis

Moderators: *Shiyan Hu – Michigan Technological Univ.*
Gi-Joon Nam – IBM Corp.

- 5-B.1 SPIRE: A Retiming-Based Physical-Synthesis Transformation System** 373
David Papa, Smita Krishnaswamy, Igor Markov
- 5-B.2 Redundant-Wires-Aware ECO Timing and Mask-Cost Optimization** 381
Shao-Yun Fang, Tzuo-Fan Chien, Yao-Wen Chang
- 5-B.3 Through Silicon via Management during 3D Physical Design: When to Add and How Many?** 387
Mohit Pathak, Young-Joon Lee, Thomas Moon, Sung Kyu Lim

Tutorial 5 Beyond-Die Designs: Solutions and Challenges

Moderator: *Yao-Wen Chang – National Taiwan Univ.*

- 5-T.1 Beyond Die Design: Board Driven I/O Planning and Optimization** 395
John Park
- 5-T.2 Recent Research Development in PCB Layout** 398
Tan Yan, Martin D.F. Wong
- 5-T.3 Recent Research Development in Flip-Chip Routing** 404
Hsu-Chieh Lee, Yao-Wen Chang, Po-Wei Lee
- 5-T.4 Modeling and Design for Beyond-the-Die Power Integrity** 411
Yiyu Shi, Lei He

Session 6-A Advances in Biological and Post-CMOS Systems

Moderators: *Radu Zlatanovici – Cadence Design Systems, Inc.*
Nishant Patil – Stanford Univ.

- 6-A.1 A Synthesis Flow for Digital Signal Processing with Biomolecular Reactions** 417
Hua Jiang, Aleksandra Kharam, Marc Riedel, Keshab Parhi
- 6-A.2 A Network-Flow based Pin-Count Aware Routing Algorithm for Broadcast Electrode-Addressing EWOD Chips** 425
Tsung-Wei Huang, Shih-Yuan Yeh, Tsung-Yi Ho

6-A.3	Variation Tolerant Sensing Scheme of Spin-Transfer Torque Memory for Yield Improvement	432
	<i>Zhenyu Sun, Hai Li, Yiran Chen, Xiaobin Wang</i>	
Session 6-B Pushing Clock Distribution Performance		
Moderators: <i>Chris Chu – Iowa State Univ.</i> <i>Dwight Hill – Synopsys, Inc.</i>		
6-B.1	Novel Binary Linear Programming for High Performance Clock Mesh Synthesis	438
	<i>Minsik Cho, David Z. Pan, Ruchir Puri</i>	
6-B.2	Low-Power Clock Trees for CPUs	444
	<i>Dong-Jin Lee, Myung-Chul Kim, Igor Markov</i>	
6-B.3	High Variation-Tolerant Obstacle-Avoiding Clock Mesh Synthesis with Symmetrical Driving Trees	452
	<i>Xin-Wei Shih, Hsu-Chieh Lee, Kuan-Hsien Ho, Yao-Wen Chang</i>	
6-B.4	Local Clock Skew Minimization Using Blockage-Aware Mixed Tree-Mesh Clock Network	458
	<i>Linfu Xiao, Zigang Xiao, Zaichen Qian, Yan Jiang, Tao Huang, Haitong Tian, Evangeline F.Y. Young</i>	
Session 6-C 3D-ICs and Detection of Faults and Hardware Trojans		
Moderators: <i>Jinfeng Liu – Synopsys, Inc.</i> <i>Zhenyu Qi – Broadcom Corp.</i>		
6-C.1	3D-ICE: Fast Compact Transient Thermal Modeling for 3D ICs with Inter-Tier Liquid Cooling	463
	<i>Arvind Sridhar, Alessandro Vincenzi, Martino Ruggiero, Thomas Brunschweiler, David Atienza</i>	
6-C.2	Cost-Effective Integration of Three-Dimensional (3D) ICs Emphasizing Testing Cost Analysis	471
	<i>Yibo Chen, Dimin Niu, Yuan Xie, Krishnendu Chakrabarty</i>	
6-C.3	Evaluation of Using Inductive/Capacitive-Coupling Vertical Interconnects in 3D Network-on-Chip	477
	<i>Jin Ouyang, Jing Xie, Matthew Poremba, Yuan Xie</i>	
6-C.4	Scalable Segmentation-Based Malicious Circuitry Detection and Diagnosis	483
	<i>Sheng Wei, Miodrag Potkonjak</i>	
6-C.5	Application-Aware Diagnosis of Runtime Hardware Faults	487
	<i>Andrea Pellegrini, Valeria Bertacco</i>	
Tutorial 6 Organic Electronics		
Moderator: <i>Hagen Klauk – Max Planck Institute for Solid State Research</i>		
6-T.1	Materials and Manufacturing of Organic Transistors	493
	<i>Hagen Klauk, Ute Zschieschang</i>	
6-T.2	Design and Manufacturing of Organic RFID Circuits	496
	<i>Jan Genoe, Kris Myny, Soeren Steudel, Paul Heremans</i>	
6-T.3	Design of Large Area Electronics with Organic Transistors	500
	<i>Makoto Takamiya, Koichi Ishida, Tsuyoshi Sekitani, Takao Someya, Takayasu Sakurai</i>	

6-T.4	Design of Analog Circuits Using Organic Field-Effect Transistors	504
	<i>Boris Murmann, Wei Xiong</i>	
Session 7-A	Advances in Timing Analysis	
Moderators:	Yaping Zhan – Advanced Micro Devices, Inc. Igor Keller – Cadence Design Systems, Inc.	
7-A.1	Active Learning Framework for Post-Silicon Variation Extraction and Test Cost Reduction	508
	<i>Cheng Zhuo, Kanak Agarwal, David Blaauw, Dennis Sylvester</i>	
7-A.2	Analysis of Circuit Dynamic Behavior with Timed Ternary Decision Diagram	516
	<i>Lu Wan, Deming Chen</i>	
7-A.3	Fast Statistical Timing Analysis of Latch-Controlled Circuits for Arbitrary Clock Periods	524
	<i>Bing Li, Ning Chen, Ulf Schlichtmann</i>	
7-A.4	On Timing-Independent False Path Identification	532
	<i>Feng Yuan, Qiang Xu</i>	
Session 7-B	Parallel Methods for Power Grid and Interconnect Analysis	
Moderators:	Eric Keiter – Sandia National Labs Heidi Thornquist – Sandia National Labs	
7-B.1	3POr – Parallel Projection based Parameterized Order Reduction for Multi-Dimensional Linear Models	536
	<i>Jorge Fernandez Villena, L. Miguel Silveira</i>	
7-B.2	A Hierarchical Matrix Inversion Algorithm for Vectorless Power Grid Verification	543
	<i>Xuanxing Xiong, Jia Wang</i>	
7-B.3	Fast Thermal Analysis on GPU for 3D-ICs with Integrated Microchannel Cooling	551
	<i>Zhuo Feng, Peng Li</i>	
Session 7-C	Physical Design for Manufacturability and Variability	
Moderators:	Yongseok Cheon – Synopsys, Inc. Yufeng Luo – Mentor Graphics Corp.	
7-C.1	Native-Conflict-Aware Wire Perturbation for Double Patterning Technology	556
	<i>Szu-Yu Chen, Yao-Wen Chang</i>	
7-C.2	A Lower Bound Computation Method for Evaluation of Statistical Design Techniques	562
	<i>Vineeth Veetil, Dennis Sylvester, David Blaauw</i>	
7-C.3	Timing Yield Optimization via Discrete Gate-Sizing using Globally-Informed Delay PDFs	570
	<i>Shantanu Dutt, Huan Ren</i>	
Tutorial 7	Digital Microfluidic Biochips: A Vision for Functional Diversity and More than Moore	
Moderator:	Krishnendu Chakrabarty – Duke Univ.	
7-T.1	Digital Microfluidic Biochips: A Vision for Functional Diversity and More than Moore	578
	<i>Tsung-Yi Ho, Jun Zeng, Krishnendu Chakrabarty</i>	

Session 8-A Advances in Core Logic Synthesis

Moderators: *Thomas Shiple – Synopsys, Inc.*
Philip Brisk – Univ. of California, Riverside

8-A.1	Bi-Decomposition of Large Boolean Functions using Blocking Edge Graphs	586
	<i>Mihir Choudhury, Kartik Mohanram</i>	
8-A.2	Peak Current Reduction by Simultaneous State Replication and Re-Encoding	592
	<i>Junjun Gu, Lin Yuan, Gang Qu, Qiang Zhou</i>	
8-A.3	Boolean Matching of Function Vectors with Strengthened Learning	596
	<i>Chih-Fan Lai, Jie-Hong Roland Jiang, Kuo-Hua Wang</i>	
8-A.4	Reduction of Interpolants for Logic Synthesis	602
	<i>John Backes, Marc Riedel</i>	

Session 8-B Routing – Theory and Practice

Moderators: *Cheng-Kok Koh – Purdue Univ.*
Ting-Chi Wang – National Tsing-Hua Univ.

8-B.1	Obstacle-Avoiding Rectilinear Steiner Minimum Tree Construction: An Optimal Approach	610
	<i>Tao Huang, Evangeline F.Y. Young</i>	
8-B.2	On the Escape Routing of Differential Pairs	614
	<i>Tan Yan, Pei-Ci Wu, Qiang Ma, Martin D. F. Wong</i>	
8-B.3	New Placement Prediction and Mitigation Techniques for Local Routing Congestion	621
	<i>Taraneh Taghavi, Charles Alpert, Andrew Huber, Zhuo Li, Gi-Joon Nam, Shyam Ramji, Lakshmi Reddy, Jarrod Roy, Gustavo Tellez, Paul Villarrubia, Natarajan Viswanathan</i>	

Session 8-C Power Optimization from Systems to Circuits

Moderators: *Jiong Luo – Synopsys, Inc.*
Muhammad Shafique – Karlsruhe Institute of Technology

8-C.1	Misleading Energy and Performance Claims in Sub/Near Threshold Digital Systems	625
	<i>Yu Pu, Xin Zhang, Jim Huang, Atsushi Muramatsu, Masahiro Nomura, Koji Hirairi, Hidehiro Takata, Taro Sakurabayashi, Shinji Miyano, Makoto Takamiya, Takayasu Sakurai</i>	
8-C.2	Stretching the Limit of Microarchitectural Level Leakage Control with Adaptive Light-Weight Vth Hopping	632
	<i>Hao Xu, Wen-Ben Jone, Ranga Vemuri</i>	
8-C.3	Current Shaping and Multi-Thread Activation for Fast and Reliable Power Mode Transition in Multicore Designs	637
	<i>Hao Xu, Ranga Vemuri, Wen-Ben Jone</i>	

Tutorial 8 Manufacturing, CAD and Thermal-Aware Architectures for 3-D MPSoCs

Moderator: *David Atienza – Ecole Polytechnique Fédérale de Lausanne*

8-T.1	Fuzzy Control for Enforcing Energy Efficiency in High Performance 3-D Systems	642
	<i>Mohamed Sabry, Ayse Coskun, David Atienza</i>	

Session 9-A	Algorithms for Placement: Full House	
Moderators:	<i>Yegna Parasuram – Mentor Graphics Corp.</i>	
	<i>Bill Halpin – Synopsys, Inc.</i>	
9-A.1	SimPL: An Effective Placement Algorithm	649
	<i>Myung-Chul Kim, Dong-Jin Lee, Igor Markov</i>	
9-A.2	Unified Analytical Global Placement for Large-Scale Mixed-Size Circuit Designs	657
	<i>Meng-Kai Hsu, Yao-Wen Chang</i>	
9-A.3	Design-Hierarchy Aware Mixed-Size Placement for Routability Optimization	663
	<i>Yi-Lin Chuang, Gi-Joon Nam, Charles Alpert, Yao-Wen Chang, Jarrod Roy, Natarajan Viswanathan</i>	
9-A.4	Stress-Driven 3D-IC Placement with TSV Keep-Out Zone and Regularity Study	669
	<i>Krit Athikulwongse, Ashutosh Chakraborty, Jae-Seok Yang, David Pan, Sung Kyu Lim</i>	
9-A.5	Practical Placement and Routing Techniques for Analog Circuit Designs	675
	<i>Linfu Xiao, Evangeline F.Y. Young, Xiaoyong He, K.P. Pun</i>	
Session 9-B	Analysis and Algorithms for Design and Test in 3D and Many-Core Systems	
Moderators:	<i>Arijit Raychowdhury – Intel Corp.</i>	
	<i>Saibal Mukhopadhyay – Georgia Institute of Technology</i>	
9-B.1	Characterizing the Lifetime Reliability of Manycore Processors with Core-Level Redundancy	680
	<i>Lin Huang, Qiang Xu</i>	
9-B.2	Electrical Characterization of RF TSV for 3D Multi-Core and Heterogeneous ICs	686
	<i>Le Yu, Haigang Yang, Tom T. Jing, Min Xu, Robert Geer, Wei Wang</i>	
9-B.3	Design Method and Test Structure to Characterize and Repair TSV Defect Induced Signal Degradation in 3D System	694
	<i>Minki Cho, Chang Liu, Dae Hyun Kim, Sung Kyu Lim, Saibal Mukhopadhyay</i>	
9-B.4	Fast Poisson Solvers for Thermal Analysis	698
	<i>Haifeng Qian, Sachin Sapatnekar</i>	
Session 9-C	Advanced Analysis of Circuit/Device Reliability	
Moderators:	<i>Eric Keiter – Sandia National Labs</i>	
	<i>Bruce McGaughy – ProPlus Design Solutions, Inc.</i>	
9-C.1	Sequential Importance Sampling for Low-Probability and High-Dimensional SRAM Yield Analysis	703
	<i>Kentaro Katayama, Shiho Hagiwara, Hiroshi Tsutsui, Hiroyuki Ochi, Takashi Sato</i>	
9-C.2	Simulation of Random Telegraph Noise with 2-Stage Equivalent Circuit	709
	<i>Yun Ye, Chi-Chao Wang, Yu Cao</i>	
9-C.3	Work-Function Variation Induced Fluctuation in Bias-Temperature-Instability Characteristics of Emerging Metal-Gate Devices and Implications for Digital Design	714
	<i>Seid Hadi Rasouli, Kazuhiko Endo, Kaustav Banerjee</i>	

9-C.4	Structured Analog Circuit Design and MOS Transistor Decomposition for High Accuracy Applications	721
	<i>Bo Yang, Qing Dong, Jing Lin, Shigetoshi Nakatake</i>	
 Session 10-A Advanced Applications of Logic Synthesis		
Moderators: <i>Vigyan Singhal – Oski Technology, Inc.</i>		
<i>Naehyuck Chang – Seoul National Univ.</i>		
10-A.1	A Robust Functional ECO Engine by SAT Proof Minimization and Interpolation Techniques	729
	<i>Bo-Han Wu, Chun-Ju Yang, Chung-Yang (Ric) Huang, Jie-Hong Roland Jiang</i>	
10-A.2	Efficient Arithmetic Sum-of-Product (SOP) based Multiple Constant Multiplication (MCM) for FFT	735
	<i>Vinay Karkala, Joseph Wanstrath, Travis Lacour, Sunil Khatri</i>	
10-A.3	Analysis of Precision for Scaling the Intermediate Variables in Fixed-Point Arithmetic Circuits	739
	<i>Omid Sarbishei, Katarzyna Radecka</i>	
10-A.4	Synthesis of an Efficient Controlling Structure for the Post-Silicon Clock Skew Minimization	746
	<i>Mac Y.C. Kao, Hsuan-Ming Chou, Kun-Ting Tsai, Shih-Chieh Chang</i>	
10-A.5	Engineering a Scalable Boolean Matching based on EDA SaaS 2.0	750
	<i>Chun Zhang, Yu Hu, Lingli Wang, Lei He, Jiarong Tong</i>	
10-A.6	Polynomial Datapath Optimization using Constraint Solving and Formal Modelling	756
	<i>Finn Haedicke, Bijan Alizadeh, Goerschwin Fey, Masahiro Fujita, Rolf Drechsler</i>	
 Session 10-B Advances in Verification		
Moderators: <i>Anubhav Gupta – Synopsys, Inc.</i>		
<i>Sanjit Seshia – Univ. of California, Berkeley</i>		
10-B.1	Online Selection of Effective Functional Test Programs based on Novelty Detection	762
	<i>Po-Hsien Chang, Dragoljub Gagi Dramanac, Li.-C Wang</i>	
10-B.2	Flexible Interpolation with Local Proof Transformations	770
	<i>Roberto Bruttomesso, Simone Fulvio Rollini, Natasha Sharygina, Aliaksei Tsitovich</i>	
10-B.3	Symbolic Performance Analysis of Elastic Systems	778
	<i>Marc Galceran-Oms, Jordi Cortadella, Michael Kishinevsky</i>	
10-B.4	Efficient State Space Exploration: Interleaving Stateless and State-Based Model Checking	786
	<i>Malay Ganai, Chao Wang, Weihong Li</i>	
10-B.5	Formal Deadlock Checking on High-Level SystemC Designs	794
	<i>Chun-Nan Chou, Chang-Hong Hsu, Yueh-Tung Chao, Chung-Yang (Ric) Huang</i>	

Session 10-C Recent Advances in Power Grid and Interconnect Analysis

Moderators: *Marek Patyra – Intel Corp.*

Nagib Hakim – Intel Corp.

10-C.1	PEDS: Passivity Enforcement for Descriptor Systems via Hamiltonian-Symplectic Matrix Pencil Perturbation	800
	<i>Yuanzhe Wang, Zheng Zhang, Cheng-Kok Koh, Grantham K.H. Pang, Ngai Wong</i>	
10-C.2	Power Grid Correction Using Sensitivity Analysis	808
	<i>Meric Aydonat, Farid N. Najm</i>	
10-C.3	Early P/G Grid Voltage Integrity Verification	816
	<i>Mehmet Avci, Farid N. Najm</i>	
10-C.4	Characterization of the Worst-Case Current Waveform Excitations in General RLC-Model Power Grid Analysis	824
	<i>Nestor Evmorfopoulos, Maria-Aikaterini Rammou, George Stamoulis, John Moondanos</i>	