

5th Annual SEMATECH/ISMI Symposium Japan 2009

**Tokyo, Japan
15 – 17 September 2009**

ISBN: 978-1-61782-100-4

Printed from e-media with permission by:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571



Some format issues inherent in the e-media version may also appear in this print version.

Copyright© (2009) by SEMATECH
All rights reserved.

Printed by Curran Associates, Inc. (2011)

For permission requests, please contact SEMATECH
at the address below.

SEMATECH
2706 Montopolis Drive
Austin, Texas 78741

Phone: (512) 356-3500
Fax: (512) 356-7848

www.sematech.org

Additional copies of this publication are available from:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: 845-758-0400
Fax: 845-758-2634
Email: curran@proceedings.com
Web: www.proceedings.com

TABLE OF CONTENTS

SETATECH Symposium Japan 2009 3DI Session: Introduction	1
<i>M. Yamaguchi</i>	
SEMATECH/ISMI Overview	16
<i>S. Kramer</i>	
ISMI ESH Technology Center	34
<i>J. Draina</i>	
450mm Status Update	55
<i>T. Jefferson</i>	
Advanced TSV RIE Technology	69
<i>F. Higuchi</i>	
Through Silicon Via Testing Known Good Die (KGD) or Probably Good Die (PGD)	86
<i>D. Lefever</i>	
EUVL and NIL Mast Development in DNP	99
<i>H. Mohri</i>	
ISMI Manufacturing Technology Improvements	121
<i>J. Draina</i>	
3D TSV Interconnects: "Stacking the Chips"	145
<i>S. Arkalgud</i>	
Lithography Challenges for HP 2xnm and Beyond	163
<i>T. Higashiki</i>	
3D Stacking: EDA Challenges & Opportunities	188
<i>R. Maheshwary</i>	
SEMATECH Lithography Program	199
<i>S. Wurm</i>	
Front End Process for Memory and Logic Scaling	239
<i>P. Kirsch</i>	
Materials, Process and Integration Options for Emerging Technologies	283
<i>R. Jammy</i>	
EUV Resist-Fundamental Research	320
<i>A. Saeki, H. Yamamoto, T. Kozawa, S. Tagawa</i>	
Opening Remarks	340
<i>R. Jammy, A. Sekiguchi</i>	
Author Index	