

6th Annual SEMATECH Symposium Japan 2010

**Tokyo, Japan
13 – 15 September 2010**

ISBN: 978-1-61782-105-9

Printed from e-media with permission by:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571



Some format issues inherent in the e-media version may also appear in this print version.

Copyright© (2010) by SEMATECH
All rights reserved.

Printed by Curran Associates, Inc. (2011)

For permission requests, please contact SEMATECH
at the address below.

SEMATECH
2706 Montopolis Drive
Austin, Texas 78741

Phone: (512) 356-3500
Fax: (512) 356-7848

www.sematech.org

Additional copies of this publication are available from:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: 845-758-0400
Fax: 845-758-2634
Email: curran@proceedings.com
Web: www.proceedings.com

TABLE OF CONTENTS

SEMATECH's EUV Lithography Program	1
<i>B. Rice</i>	
Challenges and Solutions for EUV Lithography	25
<i>S. Kyoh</i>	
EUV Resist Development Toward 22nmhp Design and Beyond	55
<i>T. Shimokawa, T. Kai, T. Kimura, K. Maruyama</i>	
Development Status of EUVL Blank and Substrate	76
<i>Y. Ikuta</i>	
Major Technical & Engineering Challenge of LPP-EUV Light Source for HVM-EUVL	96
<i>J. Fujimoto</i>	
3D TSV Interconnect Program - An Overview	118
<i>S. Arkalgud</i>	
ISMI 450mm Program Interoperability Test Bed (ITB)	133
<i>E. Bass</i>	
Semiconductor Manufacturing ESH Consortium Solutions	147
<i>J. Beasley</i>	
450mm Starting Materials WG Activities	177
<i>M. Goldstein</i>	
More Moore or More Than Moore?	189
<i>R. Jammy</i>	
SEMATECH: Creative Collaboration in Advanced Technology R&D	228
<i>D. Armbrust</i>	
ISMI – Industry Productivity Driver	268
<i>S. Kramer</i>	
Pursuing Further Growth of Semiconductor Industry	292
<i>T. Higashi</i>	
Overview of SEMATECH High-k / Metal Gate Development	310
<i>P. Kirsch</i>	
RRAM Materials Development at SEMATECH	342
<i>P. Kirsch</i>	
Vacuum Platform Technology for 450mm	363
<i>M. Komiya</i>	
Mature Fabs – ISMI Program	380
<i>S. Kramer</i>	
ISMI 450mm Transition Program	415
<i>S. Kramer</i>	
Concerns of 3D Integration Technology Using TSV	436
<i>K. Lee, T. Tanaka, M. Koyanagi</i>	
Advanced CMOS Scaling	457
<i>P. Majhi</i>	
III-V Channel Materials for Future CMOS	493
<i>P. Majhi</i>	
A Study of Resist Patterning for TSV Process	513
<i>K. Mori</i>	
Updated Results of R&D on Functionally Innovative 3D-Integrated Circuit (Dream Chip) Technology in FY2009	525
<i>M. Kada</i>	
Edwards' Energy Reduction Focus	553
<i>K. Takahashi</i>	
CMOS Scaling Toward 14nm Generation	566
<i>M. Takayanagi</i>	
Development of TSV Etching Depth Measurement Systems	590
<i>H. Takizawa</i>	
Phase-Change Meta-materials for future PCRAM - Beyond Ge₂Sb₂Te₅ Alloy	614
<i>J. Tominaga</i>	

Performance Booster Technologies: Stress Engineering, (110) FETs, Ultrathin-body FETs, and CNT FETs	651
<i>K. Uchida</i>	
Intel Green Manufacturing Facility Activity LEED Certification at KM1/Malaysia	683
<i>S. Urashima</i>	
ITG Japan	692
<i>M. Yamamoto</i>	
Author Index	