

SEMATECH Workshop on 3D Interconnect Metrology 2010

**San Francisco, California, USA
14 July 2010**

ISBN: 978-1-61782-109-7

Printed from e-media with permission by:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571



Some format issues inherent in the e-media version may also appear in this print version.

Copyright© (2010) by SEMATECH
All rights reserved.

Printed by Curran Associates, Inc. (2011)

For permission requests, please contact SEMATECH
at the address below.

SEMATECH
2706 Montopolis Drive
Austin, Texas 78741

Phone: (512) 356-3500
Fax: (512) 356-7848

www.sematech.org

Additional copies of this publication are available from:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: 845-758-0400
Fax: 845-758-2634
Email: curran@proceedings.com
Web: www.proceedings.com

TABLE OF CONTENTS

Welcome to the SEMATECH 3D Metrology Workshop!	1
<i>A. Rudack</i>	
Ultra-fast In-line Inspection for the 3D Interconnect Production Line	10
<i>L. Markwort, P. Guittet, G. Savage, A. Jourdain, S. Halder</i>	
Standardized Test Wafers for 3D-IC Wafer Bonding Applications	36
<i>J. Hermanowski</i>	
Infrared Overlay Metrology of Bonded Wafers and Stacked Layers for 3D Integration	70
<i>M. Wimplinger</i>	
Characterization of Through-Silicon Vias with Model-based Infrared Reflectometry	92
<i>G. Merklin</i>	
High Density through Silicon Vias Measurement	116
<i>Y. Ku, W. Hsu, D. Shyu, H. Pang, H. Cheng, F. Yang</i>	
3D - Interconnects: Applying X-ray Microscopy as a Void Inspection Technique of Through Silicon Vias (TSVs)	131
<i>L. Kong, A. Diebold</i>	
3D Interconnect Metrology Techniques and Challenges in IR Microscopy	155
<i>V. Mashevsky, G. Baker</i>	
Silicon Stress Metrology for Cu-TSVs in 3D ICs	186
<i>C. McDonough, B. Backes, P. Singh, L. Smith, W. Wang, R. Geer</i>	
Case Studies of All-Surface Inspection in a 3DI-TSV R&D Environment	211
<i>R. Shervey</i>	
Chevron Test Method for the Characterization of 3-D Bonding Integration: SEMI Standard MS-5 and Beyond	243
<i>A. Gracias, N. Tokranova, J. Castracane, C. Taylor</i>	
Through Silicon Via (TSV) Metrology with White Light Interference Microscopy	257
<i>E. Novak, J. Schmit</i>	
A Round Robin Experiment to Compare Methods to Measure Voids in Bonded Wafer Pairs	281
<i>R. Allen, A. Rudack, D. Read, W. Baylies</i>	
Scanning Acoustic Microscopy For Metrology of 3D Interconnect Bonded Wafers	282
<i>S. Gopalan, J. McKeon</i>	
Non-Destructive TSV Etch Depth Uniformity Measurement	283
<i>D. Marx, D. Grant, R. Dudley, B. Eaton, A. Kumar, S. Pamarthy, R. Yalamanchili, P. Bajaj</i>	
In-line TSV Process Monitoring by TSV300-IR	284
<i>H. Nozawa, O. Sato, H. Takizawa, K. Miyazaki, S. Kato, N. Terao, S. Uozumi, H. Kusunose</i>	
Via Stress Mapping using Polychromator-Based Multi-Wavelength Raman Spectroscopy	285
<i>W. Yoo, T. Ueda, T. Ishigaki, K. Kang</i>	
Optical TSO Method for 3D Interconnect Metrology	286
<i>R. Attota</i>	
Author Index	