SEMATECH Workshop on Stress Management for 3D IEs using Through Silicon Vias 2010

Albany, New York, USA
16 March 2010

ISBN: 978-1-61782-240-7

Printed from e-media with permission by:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571

Some format issues inherent in the e-media version may also appear in this print version.

Copyright© (2010) by SEMATECH
All rights reserved.

Printed by Curran Associates, Inc. (2011)

For permission requests, please contact SEMATECH
at the address below.

SEMATECH
2706 Montopolis Drive
Austin, Texas 78741

Phone: (512) 356-3500
Fax: (512) 356-7848

www.sematech.org

Additional copies of this publication are available from:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: 845-758-0400
Fax: 845-758-2634
Email: curran@proceedings.com
Web: www.proceedings.com

TABLE OF CONTENTS

Tech Tuning Stress Management for 3D Through-Si-Via Stacking Technologies 1
R. Radojcic

Mechanical Simulations for Chip Package Interaction: Failure Mechanisms, Material Characterization, and Failure Data 28
A. Syed

Thermo-mechanical Stress in 3D TSV Technology 61
G. Van der Plas

Reliability Modeling Techniques Applicable to 3D-Packaging Using TSV 88
K. Karimanal

TCAD Modeling of Stress Impact on Performance and Reliability 122
X. Xu

Thermo-Mechanical Reliability Assessment of TSV Die Stacks by Finite Element Analysis 146
R. Irsigler

Breakout session 1: Characterization and Measurement 166
E. Zschech

Breakout session 2: Simulation & Modeling 189