Second SEMATECH Workshop on Stress Management for 3D ICs using Through Silicon Vias 2010

San Francisco, California, USA
13 July 2010

ISBN: 978-1-61782-241-4

Printed from e-media with permission by:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571

Some format issues inherent in the e-media version may also appear in this print version.

Copyright© (2010) by SEMATECH
All rights reserved.

Printed by Curran Associates, Inc. (2011)

For permission requests, please contact SEMATECH
at the address below.

SEMATECH
2706 Montopolis Drive
Austin, Texas 78741

Phone: (512) 356-3500
Fax: (512) 356-7848

www.sematech.org

Additional copies of this publication are available from:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: 845-758-0400
Fax: 845-758-2634
Email: curran@proceedings.com
Web: www.proceedings.com

TABLE OF CONTENTS

Tech Tuning Stress Management for 3D TThrough-SSi-Via SStacking Technologies 1
R. Radojcic
3D TSV Technology: Stress Assessment for Chip Performance 34
Materials Characterization for Stress Management 49
E. Zschech
TSV Induced Stress Modeling 77
G. Van Der Plas, G. Eneman, P. Marchal
Modeling TSV Stress Impact on Performance and Reliability 93
X. Xu
Profiling of Process-induced Stress in Cu Through-Silicon Vias (TSVs) for Wafer-scale, 3D Integration 115
C. McDonough, J. Capulong, B. Backes, P. Singh, L. Smith, W. Wang, R. Geer
Remnant Stress/Strain in 3D-LSIs with TSV's Fabricated by Wafer Thinning and Bonding 142
M. Koyanagi