

2010 12th Electronics Packaging Technology Conference

(EPTC 2010)

**Singapore
8 – 10 December 2010**



**IEEE Catalog Number: CFP10453-PRT
ISBN: 978-1-4244-8560-4**

TABLE OF CONTENTS

Metal-bonded, Hermetic 0-level Package for MEMS	1
<i>N. Pham, P. Limaye, P. Czarnecki, O. Pedreira, V. Cherman</i>	
Release and Mounting of Partially Flexible Devices Inside and Around Tubes for Smart Invasive Medical Applications	7
<i>B. Mimoun, V. Henneken, R. Dekker</i>	
MicroElectroThermoFluidic Packaging for Single Chip Integrated Viral RNA Extraction and RT-PCR MicroDevices.....	13
<i>T. Kang, H. Ji, S. Tan, G. Tay, M. Ang, S. Bte, M. Rafei, K. Tang, L. Zhang, X. Zhang, Y. Chen</i>	
Evaluation of Low Cure Temperature Dielectric Materials for EMWLP and TSV	17
<i>D. Fernandez, D. Soon, J. Wai, S. Li, R. Vempati</i>	
Thin Film Encapsulation by E-beam Evaporation of Oxides	23
<i>Z. Huang</i>	
Conformal Low –Temperature Dielectric Deposition Process below 200°C for TSV application	27
<i>S. Praveen, H. Tsan, R. Nagarajan</i>	
Metal Lift Failure Modes During Fine Pitch Wire Bonding low-k Devices with Bond Over Active (BOA) Design	31
<i>C. Lee, T. Tran, Y. Au</i>	
Challenges of 43µm Cu Bonding on Very Thin & Softest Al Bond Pad Structure	37
<i>C. Lim, Y. Soh, C. Lee, O. Lim</i>	
Effects of Moisture on Reliability of Gold and Copper Ball Bonds.....	44
<i>C. Breach, N. Shen, T. Mun, T. Lee, R. Holliday</i>	
Fine Pitch Low Temperature RDL Damascene Process Development for TSV Integration.....	52
<i>H. Li, X. Pang, L. Ong, H. Li, W. Lee, N. Khan, K. Teo, S. Gao</i>	
Reliability Assessment of Sintered Nano-Silver Die Attachment for Power Semiconductors	56
<i>M. Knoerr, S. Kraft, A. Schletz</i>	
Challenges in Cavity-Down Thermally Enhanced Packages Containing Low-k Die	62
<i>C. Lee, T. Tran, Y. Yuan, C. Stong</i>	
Estimation of Maximum Temperature in 3D-Integrated Package by Thermal Network Method	68
<i>T. Hatakeyama, M. Ishizuka, S. Nakagawa</i>	
Thermal Performance Analysis of a 3D Package.....	72
<i>S. Tan, F. Che, X. Zhang, K. Teo, S. Gao, D. Pinjala, Y. Hoe</i>	
Large Area Spray Cooling by Inclined Nozzles for Electronic Board	76
<i>Z. Yan, F. Duan, T. Wong</i>	
Reliability of Micromechatronic Systems with Chip on Molded Interconnected Devices and Flexible Substrates	79
<i>A. Reinhardt, J. Franke, C. Goth</i>	
Development of Radio-opaque Silicon Micro Needles for Medical Diagnostics	84
<i>R. Lim, N. Su, J. Chandrappan, T. Qiang, K. Vaidyanathan, R. Nagarajan</i>	
Fine Line Screen Printed Electrodes for Polymer Microfluidics	89
<i>S. Vasudivan, Z. Wang</i>	
Miniaturized OCT System with Optimized Housing Design	94
<i>K. Sheng, A. Yu, X. Mu, F. Hua, T. Wei</i>	
Force Transmitting Element Fabrication and Characterization for MEMS Tri-axial Force Sensor Application	98
<i>M. Hamidullah, L. Lim, S. Noor, D. Yu, W. Park, L. Shao, K. Ramakhrisna, H. Feng</i>	
Crosstalk Model with Impedance Discontinuity for High Speed Interconnects.....	103
<i>Y. Yew, H. Shi, S. Tan, S. Wong, C. Wong</i>	
Fine Pitch Low Temperature RDL Damascene Process Development for TSV Integration.....	108
<i>H. Li, X. Pang, L. Ong, H. Li, W. Lee, N. Khan, K. Teo, S. Gao</i>	
Electrical Performance Evaluation & Comparison of High-Speed Multiple-Chip 3D Packages.....	112
<i>W. Yuan, C. Wang, B. Zheng</i>	
Efficient Time-Domain Modeling of Wave Propagation Effects in mm-Wave Packaged FETs	118
<i>S. Asadi, M. Yagoub</i>	
Electrical Characterization, Modeling and Reliability Analysis of a Via Last TSV.....	122
<i>B. Majeed, D. Tezcan, B. Vandevelde, F. Duval, P. Soussan, E. Beyne</i>	
Analysis of Electromigration for Cu Pillar Bump in Flip Chip Package	127
<i>J. Yoo, I. Kang, G. Jung, S. Kim, H. Ahn, W. Choi, K. Jun, D. Jang, I. Baek, J. Yu</i>	

Simplified Process Solution for a 150μm Bump Pitch Flip Chip Packaging Using C40 ULK Wafer.....	132
<i>C. Heang, C. Jin, T. Mata</i>	
Surface Planarization of Cu/Sn Micro-bump and its Application in Fine Pitch Cu/Sn Solid State Diffusion Bonding.....	141
<i>W. Zhang, P. Limaye, R. Agarwal, P. Soussan</i>	
Missing Ball Improvement for Different Lead Free Solders.....	145
<i>B. Xiong, K. Loo, K. Nagarajan</i>	
Head-in-Pillow Defect – Role of the Solder Ball Alloy.....	149
<i>R. Pandher, N. Jodhan, R. Raut, M. Liberatore</i>	
High Performance, Low Pin Count Packaging	155
<i>C. Bauer, R. Fillion, H. Neuhaus</i>	
Embedded Si-Heat Spreader In LFBGA Package.....	161
<i>P. Cheng, A. Karim, C. Ng</i>	
Zero Die Delamination on Die Overhang & Upset Packages	166
<i>Y. Lee, C. Tan, A. Hamid</i>	
Process Challenges and Solutions for Single Mold Cap BGA Assembly.....	171
<i>H. Tee, J. Chew, F. Yee</i>	
Packaging Challenges in Low-k Silicon with Thermally Enhanced Ball Grid Array (TE-PBGA)	177
<i>T. Tran, D. Dorinski, S. Gonzales, P. Vu, K. Yow</i>	
Improving Simulation Accuracy for SMT Packages by Incorporating Trace Level Details in PCB Thermal Modeling	183
<i>V. Swaminathan, G. Venkatakrishnan, W. Tan, W. Ooi</i>	
Finite Element Analysis of Laser Bonding Process on Organic Light-Emitting Device	188
<i>M. Li, Y. Huang, Z. Hua, J. Zhang</i>	
Numerical Modeling of Through Silicon Via (TSV) Stacked Module with Micro Bump Interconnect for Biomedical Device.....	193
<i>C. Khong, X. Zhang, N. Khan, S. Ho, Y. Lim, L. Wai, S. Lim, V. Kripesh, D. Pinjala, A. Fenner</i>	
Interaction of Multiple Delaminations in a PQFP	199
<i>S. Ho, J. Yu, A. Tay</i>	
Precision Evaluation for Thermal Fatigue Life of Power Module using Coupled Electrical-Thermal-Mechanical Analysis	204
<i>T. Takahashi, Q. Yu</i>	
Performance & Reliability Characterization of eWLB (embedded Wafer Level BGA) Packaging	209
<i>G. Sharma, S. Yoon, M. Prashant, R. Emigh, S. Lee, K. Liu, R. Pendse</i>	
Die Crack Mechanism Study and Improvement on 54ld SOIC EP Package.....	215
<i>Z. Wang, T. Lim, Y. Jiang, C. Zhang, B. Yin, W. Xiao</i>	
Reliability Testing of Electronic Packages in Harsh Environments.....	222
<i>M. Mirgizoudi, C. Liu, S. Riches</i>	
Process Study on Roll-to-Roll Ultraviolet (UV) Embossing	229
<i>X. Shan, V. Yu, M. Mohaime, Z. Zhong, S. Wong, S. Lau, W. Lin, C. Lu</i>	
The Effect of Droplet Ejection Frequency on Inkjet-Etched Micro Via Holes.....	234
<i>Y. Zhang, C. Liu, D. Whalley</i>	
Transient Contact Angle of Evaporating Inkjet Droplet on Trans-parent Polymer Substrate	238
<i>B. Lok, X. Hu</i>	
3D Stacking By Hybrid Bonding with Low Temperature Solder	244
<i>P. Myo, S. Chong, L. Xie, S. Ho, W. Toh, T. Chai</i>	
Optimum Pressure in Low Temperature Direct Metal Bonding	249
<i>X. Ang, H. Liu, Y. Tan, H. Lu, J. Wei, H. Zhang, Z. Chen, C. Wong</i>	
Comparative Study of NiNiP Leadframes from Different Processes	253
<i>W. Li, J. Low, H. Sax, R. Cabral</i>	
Active Alignment for Cameras in Mobile Devices and Automotive Applications	258
<i>K. Bitzer, A. By</i>	
Fast-response Polyimide/multiwall Carbon Nanotube Composite Films for Monitoring Humidity in Microelectronic Packages.....	263
<i>Q. Tang, Y. Chan</i>	
Characterization of Alumina-based LTCC Composite Materials: Thermal and Electrical Properties	267
<i>A. Ibrahim, R. Alias, Z. Ambak, M. Yusoff, S. Shapee, M. Saad, A. Yusoff, C. Mahmood, M. Ahmad</i>	
Pressure Drop Characteristics and Instabilities during Flow Boiling in Parallel and Oblique Finned Microchannels - A Comparative Study.....	271
<i>K. Balasubramanian, L. Seng, M. Hawlader, G. Shan</i>	

An Approach for an Industrial Method for the In-situ Characterization of Thermal Interface Materials.....	277
A. Vass-Varnai, Z. Sarkany, C. Barna, M. Renz	
Thermal Modeling and Simulation of a Package-on-Package Embedded Micro Wafer Level Package (EMWLP) Structure at the Package and System-level.....	283
Y. Hoe, C. Choong, V. Rao, G. Sharma, X. Zhang, D. Pinjala	
The Influence of Creep Effects on the Determination of Local Material Parameters.....	290
W. Muller, H. Worrack, M. Sbeiti	
Fracture Mechanism Map for the Fracture of Microelectronic Pb-free Solder Joints under Dynamic Loading Conditions	296
Z. Huang, P. Kumar, I. Dutta, J. Pang, R. Sidhu, M. Renavikar, R. Mahajan	
Continuum Damage Evolution in Pb-Free Solder Joint under Shear Fatigue Loadings.....	302
N. Shaffiar, W. Loh, N. Kamsah, M. Tamin	
Determination of Tensile Properties of Lead-free Solder Joints Using Nanoindentation.....	307
B. Rao, K. Zeng, V. Kripesh	
Deployment of a Reflow Process Model to Support Quality and Reliability in PCA Manufacturing	313
L. Huertas-Quintero, P. Conway, D. Whalley, A. West	
Reliability Approach of High Density Through Silicon Via (TSV).....	319
T. Frank, C. Chappaz, P. Leduc, L. Arnaud, S. Moreau, A. Thuaire, R. Farhane, L. Anghel	
Test Chips For Advanced Packaging	323
W. Reinert, D. Kahler	
Design for Reliability in Via Middle and Via Last 3-D Chipstacks Incorporating TSVs	326
A. Trigg, L. Yu, X. Zhong, S. Lin, C. Kuo, N. Khan, T. Hwa, G. Shan	
Effects of Stress in Polysilicon VIA - First TSV Technology.....	331
G. Pares, N. Bresson, S. Moreau, V. Lapras, D. Henry, N. Sillon	
Fine Tuning of Negative Photo-Resist Sidewall Profiles for Thick Metal Lift-off in Applications of MEMS and Advanced Packaging.....	336
Y. Lee, C. Toh, A. Chen, Z. Abdullah, Q. Zhang	
Reliability of Palladium Coated Copper Wire	341
D. Stephan, F. Wulff, E. Milke	
High Temperature Automotive Application: A Study on Fine Pitch Au and Cu WB Integrity vs. Ni Thickness of Ni/Pd/Au Bond Pad on C90 Low k Wafer Technology	347
E. Leng, P. Song, A. Kheng, C. Yong, T. Anh, J. Arthur, H. Downey, V. Mathew, C. Yin	
17.5um Thin Cu Wire Bonding For Fragile Low-K Wafer Technology	353
T. Jude	
Process Development of 17.5μm Gold Wire Bonding on C65 low-k Devices with Probe Marks	357
C. Poh, T. Ving, T. Leong, E. Chye	
Thermally Enhanced PBGA: Effect of Heat Spreader Design on Plasma Cleaning Efficiency and Wire Sweep	362
P. Eu, R. Ibrahim, K. Yow	
Laser Grooving on Narrow Scribe Widths on Thick Flip Chip Wafer: The Challenges and its Resolution.....	367
Y. Yun, K. Shi	
Lead Delamination Correlation With Sn Layer Melting During Sawing in Power QFN Package	371
L. Vigneswaran, C. Mei	
Fabrication of a Flexible Metal/polymer Mold with Liquid Crystal Polymer Material	377
H. Lu, X. Ang, H. Liu, Z. Sun, J. Wei	
Double Side Redistribution Layer Process on Embedded Wafer Level Package for Package on Package (PoP) Applications	381
S. Ho, F. Daniel, L. Siow, W. Toh, W. Lee, S. Chong, V. Rao	
Newly Developed Integration Method for Biomedical Implants Using Flexible Polymer Cable	386
D. Yu, M. Cheng, S. Lim, P. Myo, A. Yu	
An Innovative Surrogate Chip For Accurate High-Speed Wire bond Package Measurement	391
H. Shi, H. Low, X. Jiang, Y. Tan, W. Lee, S. Tan, S. Chong, J. Xie, P. Tan, L. Tan, C. Lim, C. Liew	
Propagation and Diagnosis Faulty LUTs in an FPGA.....	397
T. Kumar	
A Novel Low-Cost Package RF Function Verification by Mixer Intermediate Frequency Variation.....	402
J. Jiang, H. Hsu, K. Wang, S. Wu, C. Tu, J. Hwang	
A Novel Low-Cost Package RF Function Verification by Oscillator Specification Variation.....	406
Y. Chen, W. Yeh, S. Wu, C. Tu, J. Hwang	
Impedance Vibration Detecting of Microstrip Line by Non-Contacting Magnetic Probing	410
T. Wang, C. Lan, C. Ou, S. Wu	

Autocatalytic Deposition of Nanocrystalline Ternary Ni-Co-P Deposits: Preparation and Characterization	416
<i>J. Balasaju, C. Parashar, K. Rajam</i>	
Effect of Solder Volume on Diffusion Kinetics and Mechanical Properties of Microbump Solder Joints	421
<i>B. Rao, D. Fernandez, V. Kripesh, K. Zeng</i>	
Improvement of Wettability and Drop Impact Reliability by Al Addition in SnAgCu Solder	427
<i>Y. Lee, L. Kim, E. Kim, J. Lee, J. Moon</i>	
Effect of Addition Cobalt Nanoparticles on Sn-Ag-Cu Lead-free Solder	431
<i>S. Tay, A. Haseeb, M. Johan</i>	
Ageing Study of Interfacial Intermetallic Growth in a Lead-free Solder Reinforced with Ni-Coated Carbon Nanotubes	435
<i>S. Nai, Y. Han, H. Jing, L. Xu, C. Tan, J. Wei</i>	
Improved Inspection of Miniaturised Interconnections by Digital X-ray Inspection and Computed Tomography	439
<i>H. Roth, T. Neubrand, T. Mayer</i>	
Semi-Quantitative Analysis of Trace Elements by Secondary Ion Mass Spectrometry	443
<i>D. Ge, P. Harald, G. Lee, K. Ian</i>	
Determination of Lead (Pb) Concentration Level in Solder Finished Product Using Laser Induced Breakdown Spectroscopy (LIBS)	448
<i>N. Ismail, J. Yoo</i>	
Non-Destructive Testing of a High Dense Small Dimension Through Silicon Via (TSV) Array Structures by Using 3D X-ray Computed Tomography Method (CT Scan)	454
<i>V. Sekhar, S. Neo, L. Yu, A. Trigg, C. Kuo</i>	
Package Reliability Related to Die Surface Passivation: Characterization through TOF-SIMS Analysis and Package Stressing	459
<i>E. Leng</i>	
Wire Bonding Optimization with Fine Copper Wire for Volume Production	465
<i>O. Yauw, H. Clauberg, K. Lee, L. Shen, B. Chylak</i>	
Thermomechanical Description Of Interface Formation In Aluminum Ultrasound (US)-Wedge/Wedge-Wirebond Contacts	471
<i>W. Muller, M. Sbeiti, M. Schneider-Ramelow, U. Geissler</i>	
Copper Wire Bonding - A Maturing Technology	477
<i>B. Appelt, A. Tseng, Y. Lai, C. Chen</i>	
Ultra Fine Pitch Cu Wire Bonding on C45 Ultra Low k Wafer Technology	482
<i>E. Leng, C. Siong, L. Seong, P. Leong, Gunasekaran, J. Song, K. Mock, C. Siew, Sivakumar, W. Kid, C. Weily</i>	
Embedding of 15um Thin Chip and Passives in Thin Flexible Substrate	487
<i>R. Rajoo, Y. Lim, S. Chong, P. Myo, F. Moses, J. Hong, V. Sekhar, S. Ho, S. Thew, J. Soon, X. Zhang</i>	
Coreless Substrates Status	495
<i>B. Appelt, B. Su, Y. Lai, A. Huang</i>	
Effect of Substrate Warpage on Flip Chip BGA Thermal Stress Simulation	498
<i>C. Meng, S. Stoeckl, H. Pape, F. Yee, T. Min</i>	
Effect of Insert Temperature on Integrity of a Thermoplastic Circuit Board	503
<i>H. Abhyankar, D. Webb, D. Hutt</i>	
Accuracy and Repeatability of Laser Micromachined Passive Alignment Features on Ceramic Optoelectronic Substrates	509
<i>A. Wassay, C. Liu, O. Williams, D. Webb, P. Firth</i>	
Silicon Chip Separation: Meeting Demands of Chip Embedding Packaging Technology – eWLB	515
<i>V. Ganesh, A. Bahr</i>	
Next Generation eWLB (embedded Wafer Level BGA) Packaging	518
<i>Y. Jin, X. Baraton, S. Yoon, Y. Lin, P. Marimuthu, V. Ganesh, T. Meyer, A. Bahr</i>	
Process Challenges and Development of eWLP	525
<i>S. Chong, C. Khong, K. Sing, D. Wee, C. Liang, V. Sheng, K. Joon, J. Lee, V. Rao</i>	
Embedded Wafer Level BGA (eWLB) – Multi-Die	530
<i>R. Anandan, Y. Jin, Y. Huang, K. Gan, P. Chuah, Y. Liu, C. Geissler, G. Hwa</i>	
Factors Affecting Electromigration and Current Carrying Capacity of FC and 3D IC Interconnects	536
<i>A. Syed</i>	
The Interface Behavior of the Cu-Al Bond System in High Humidity Conditions	543
<i>S. Kim, J. Park, S. Hong, J. Moon</i>	
Effect of Micro Structure on Fatigue Characteristics of Lead Free Solder Joints	548
<i>T. Akutsu, Q. Yu, Y. Nishimura</i>	

Failure Characterization of BGA Solder Joint Fracture during Field Application	554
<i>C. Lim, Z. Ping, X. Ming</i>	
Evolution and Outlook of TSV and 3D IC/Si Integration	558
<i>J. Lau</i>	
Integration of Carrierless Ultrathin Wafers into a TSV Process Flow	569
<i>F. Bieck, S. Spiller, F. Molina, M. Topper, C. Lopper, I. Kuna, T. Fischer, J. Roder, L. Dietrich, T. Tabuchi</i>	
Processes for the Integration of MEMS and CMOS.....	574
<i>E. Pabo, T. Matthias, P. Lindner, V. Dragoi, P. Kettner</i>	
Evaluation of Support Wafer System for Thin Wafer Handling.....	578
<i>J. See Toh, T. Chai, V. Rao, D. Ho, D. Fernandez, L. Siow, W. Lee, S. Thew, J. Lee</i>	
On the Intermetallic Corrosion of Cu-Al wire bonds	583
<i>T. Boettcher, M. Rother, S. Liedtke, M. Ullrich, M. Bollmann, A. Pinkernelle, D. Gruber, H. Funke, M. Kaiser, K. Lee, M. Li, K. Leung, T. Li, M. Farrugia, O. O'Halloran</i>	
Cu Wire and Beyond - Ag Wire an Alternative to Cu?	589
<i>Q. Chen, A. Pagba, D. Reynoso, S. Thomas, H. Toc</i>	
Study of Optimum Bond Pad Metallization Thickness for Copper Wire Bond Process.....	595
<i>M. Song, G. Gong, J. Yao, S. Xu, S. Lee, M. Han, B. Yan</i>	
Copper Wire Bonding Challenges and Solutions of Small Outline Packages.....	601
<i>N. Lin, C. Tan, Y. Pan</i>	
Process Characterization of Cu & Pd Coated Cu Wire Bonding on Overhang Die: Challenges and Solution.....	606
<i>B. Kumar, M. Sivakumar, R. Malliah, L. Ming, S. Yew</i>	
Thermal Challenges and Opportunities in Concentrated Photovoltaics.....	615
<i>S. Lee</i>	
Thermal Resistance Evaluation of a Three-dimensional (3D) Chip Stack.....	621
<i>K. Matsumoto, S. Ibaraki, K. Sakuma, K. Sueoka, H. Kikuchi, Y. Oru, F. Yamada</i>	
A Study of the Effect of Exit Boundary Conditions on the Performance of a Spray Cooling System	627
<i>S. Somasundaram, A. Tay</i>	
Module Level Thermal Performance Characterization and Enhancement of Chip Stack and Package Stack Memory Devices	633
<i>S. Ore, W. Zhu, W. Yuan, N. Suthiwongsunthorn</i>	
VCCT and Integral Concepts of Bi-material Interface Fracture in low-K Structures – Going to Understand Relation.....	639
<i>J. Auersperg, R. Dudek, B. Michel</i>	
Thermo-Mechanical Modeling of a 3D Flip Chip Fully Populated BGA Package.....	644
<i>C. Meng, S. Stoeckl, H. Pape, F. Yee, T. Min</i>	
Viscoelastic Properties Effect on Solder Ball Failure Analyses	648
<i>Y. Kim, J. Gang, B. Lee</i>	
Board Level Solder Joint Reliability Model for Flip-Chip Ball Grid Array Packages under Compressive Loads.....	653
<i>T. Chiu, J. Lin, V. Gupta, D. Edwards, M. Ahmad</i>	
Effect of Cu Content on the Interfacial Reliability of SnAgCu Solder Joints.....	659
<i>K. Zeng, B. Holdford</i>	
Evolution of Shear Strength and Microstructure of Die Bonding Technologies for High Temperature Applications during Thermal Aging	667
<i>S. Egelkraut, L. Frey, M. Knoerr, A. Scheltz</i>	
Reliability and Failure Analysis Study of Multi-die Embedded Micro Wafer Level Packages.....	675
<i>V. Sekhar, V. Rao, G. Sharma, R. Rajoo, S. Ling, K. Houe, C. Choong, C. Kuo</i>	
Backward Compatibility of Solder Alloys With Chip Scale Package.....	680
<i>A. Sriyarunya, J. Tondtan, W. Kittidacha, H. Tukiman</i>	
Integrated Passive Devices (IPD) Integration with eWLB (Embedded Wafer Level BGA) for High Performance RF Applications	683
<i>M. Prashant, K. Liu, S. Yoon</i>	
Design and Fabrication of Embedded Passives on Thin Flexible Substrates and Reliability Evaluation of Passives Performance	687
<i>Y. Lim, R. Rajoo, S. Chong</i>	
Design and Implementation of the Embedded Capacitance Layers for Decoupling of Wireless Sensor Nodes.....	693
<i>L. Zheng, A. Mathewson, B. O'Flynn, M. Hayes, C. O'Mathuna</i>	
Development on Integrated Passive Devices using Wafer Level Package Technologies.....	697
<i>B. Kim, Y. Park, J. Lee, I. Kang</i>	

Recent Advances on Electrically Conductive Adhesives	702
<i>R. Zhang, J. Agar, C. Wong</i>	
Material and Process Development of UV Curable and Epoxy-Anhydride Isolation Material for TO220 FullPAK High Voltage Application	711
<i>W. Teng, H. Wei</i>	
Solder Joint Encapsulation and Reliability using Dippable Underfill.....	716
<i>Y. Yeo, M. Huang, F. Che, S. Chong, K. Lim, S. Thew, N. Vasarla, S. Gao</i>	
Low Cost Copper-based Electrically Conductive Adhesives.....	721
<i>R. Zhang, C. Wong</i>	
Assembly of 3D Probe Array for Wireless Implantable Neuroprobe Microsystem	727
<i>A. Yu, M. Cheng, K. Tan, D. Yu, G. Teh, M. Ramana, M. Je</i>	
QFN Wire Bonder Efficiency Improvement through DMAIC Methodology	732
<i>Y. Pan, C. Tan, K. Yuen</i>	
Packaging and Testing of Electro-Magnetically Actuated Silicon Micro Mirror for Pico-projector Applications.....	737
<i>L. Xie, P. Myo, S. Chong, S. Ho, J. Wee, C. Premachandran, S. Wang, I. Herer, A. Baram</i>	
Advanced QFN Surface Mount Application Notes Development	743
<i>A. Tseng, M. Lin, B. Hu, J. Chen, J. Wan, S. Lee, Y. Lai</i>	
The Study of Thermo-Mechanical Reliability for Multi-Layer Stacked Chip Module with Through-Silicon-Via (TSV).....	749
<i>F. Che, X. Zhang, N. Khan, K. Teo, S. Gao, D. Pinjala</i>	
Realistic Stress Representation in 2nd Level Interconnections of Productive BGA Components During Drop Test Simulations	756
<i>F. Kraemer, S. Rzepka, S. Wiese, J. Lienig</i>	
Design and Simulation of Ultra High Sensitive Piezoresistive MEMS Sensor with Structured Membrane for Low Pressure Applications.....	763
<i>P. Mackowiak, M. Schiffer, X. Xu, E. Obermeier, H. Ngo</i>	
Development of High Aspect Ratio Via Filling Process for 3D Packaging Application.....	768
<i>S. Praveen, H. Tsan, K. Chua, T. Lam, R. Nagarajan</i>	
Design, Fabrication and Electrical Characterization of TSV.....	771
<i>L. Zhang, H. Li, S. Gao, C. Tan</i>	
A Sensitivity Study on BGA Package Parameters that Affect Pin Capacitance.....	775
<i>H. Ng, A. Wang, H. Fang</i>	
Modeling and Measurement of Board-level ESD from Power/Ground Plane Charged by Low-voltage for Investigation of Decoupling Capacitor Effects in Printed Circuit Boards (PCBs)	779
<i>H. Sung, M. Kim, W. Lee, C. Yoon, K. Koo, J. Kwon, J. Kim</i>	
Investigation of Palladium Distribution on the Free Air Ball of Pd-coated Cu Wire	783
<i>L. Tang, H. Ho, Y. Zhang, Y. Lee, C. Lee</i>	
Resistance and Inductance Calculations of the Tapered Through Silicon Vias	789
<i>Y. Liang, Y. Li</i>	
Fabrication and Characterization of Bump-less Cu-Cu Bonding By Wafer-On-Wafer Stacking For 3D IC	793
<i>L. Peng, H. Li, D. Lim, G. Lo, D. Kwong, C. Tan</i>	
Development of an Encapsulation Process with Polymer Material for Flexible Solar Cell Devices	797
<i>H. Lu, Y. Liu, Y. Wend, S. Zheng, W. Jun</i>	
Design and Fabrication of Si-Neuroprobe Arrays	802
<i>B. Murthy, K. Ramakrishna, N. Ranganathan, T. Giao, G. Tay, M. Je, A. Agarwal</i>	
Reflow Study of Pb-free Sn-3.5Ag Solder with Ni-Sn-P Metallization.....	807
<i>Y. Yang, J. Balaraju, Z. Chen</i>	
BGA Package Design for Reduced Gold Bond Wire Length and Package Parasitics with Etch-Back Process	813
<i>C. Chong, S. Leong, A. Wang, H. Fang</i>	
Thermo-compression Bonding of Electrodes between FPCB and RPCB	817
<i>J. Yoon, J. Jang, J. Choi, Jong-Gun Lee, Jong-Bum Lee, B. Noh, S. Jung</i>	
Filter Design Using Electromagnetic Band Gap in Microstrip Reference Plane for Packaging Applications.....	821
<i>B. Yang, T. Ku, S. Ng, S. Wu</i>	
UV Curing Kinetic of High Performance Epoxy Resin for Roll-to-Roll UV Embossing	825
<i>V. Yu, F. Ng, X. Shan, C. Lu, M. Abadie</i>	
Mechanical Behaviour of Typical Lead-Free Solders at High Strain Rate Conditions	831
<i>K. Meier, M. Roellig, S. Wiese, K. Wolter</i>	

Process of New Negative Photo-dielectric Polymer ALX with High Reliability	838
<i>O. Wang, T. Eriguchi, K. Tsuruoka, Y. Zhang, H. Kuriyama, K. Shiraishi</i>	
Packaging Parameters Analysis of Stacked Chip BGA with Optimal Equivalent Solder for Fatigue Reliability Optimization.....	841
<i>R. Chen, H. Cheng, C. Mao</i>	
Optimal Design of Drop Impact for TFBGA by Concept of Average Stress within Finite Grid Region.....	847
<i>R. Chen, R. Wu, W. Liao</i>	
Variability of Impact Life and Reliability Assessment of Electronic Packages.....	855
<i>Y. Hsu, W. Wu, C. Su</i>	
X-ray Computed Tomography for Nano Packaging – A Progressive NDE Method	859
<i>M. Oppermann, T. Zerna, K. Wolter</i>	