

2010 IEEE International Electron Devices Meeting

(IEDM 2010)

**San Francisco, California, USA
6 – 8 December 2010**



**IEEE Catalog Number: CFP10IED-PRT
ISBN: 978-1-4244-7418-;**

TABLE OF CONTENTS

SESSION 1: PLENARY SESSION

1.1 FROM THE FUTURE SI TECHNOLOGY PERSPECTIVE: CHALLENGES AND OPPORTUNITIES	1
<i>K. Kim</i>	
1.2 ENERGY EFFICIENCY ENABLED BY POWER ELECTRONICS	10
<i>A. Mittal</i>	
1.3 BIONANO SCIENCE AND TECHNOLOGY FOR INNOVATIVE MEDICINE	17
<i>L. P. Lee</i>	

SESSION 2: PROCESS TECHNOLOGY – ADVANCED 3D INTEGRATION

2.1 HIGH DENSITY 3D INTEGRATION USING CMOS FOUNDRY TECHNOLOGIES FOR 28 NM NODE AND BEYOND	22
<i>J. C. Lin, W. C. Chiou, K. F. Yang, H. B. Chang, Y. C. Lin, E. B. Liao, J. P. Hung, Y. L. Lin, P. H. Tsai, Y. C. Shih, T. J. Wu, W. J. Wu, F. W. Tsai, Y. H. Huang, T. Y. Wang, C. L. Yu, C. H. Chang, M. F. Chen, S. Y. Hou, C. H. Tung, S. P. Jeng, D. C. Yu</i>	
2.2 COMPREHENSIVE ANALYSIS OF THE IMPACT OF SINGLE AND ARRAYS OF THROUGH SILICON VIAS INDUCED STRESS ON HIGH-K/METAL GATE CMOS PERFORMANCE	26
<i>A. Mercha, G. Van Der Plas, V. Moroz, I. De Wolf, P. Asimakopoulos, N. Minas, S. Domae, D. Perry, M. Choi, A. Redolfi, C. Okoro, Y. Yang, J. Van Olmen, S. Thangaraju, D. S. Tezcan, P. Soussan, J. H. Cho, A. Yakovlev, P. Marchal, Y. Travaly, E. Beyne, S. Biesemans, B. Swinnen</i>	
2.3 WAFER THINNING, BONDING, AND INTERCONNECTS INDUCED LOCAL STRAIN/STRESS IN 3D-LSIS WITH FINE-PITCH HIGH-DENSITY MICROBUMPS AND THROUGH-SI VIAS	30
<i>M. Murugesan, H. Kino, H. Nohira, J. C. Bea, A. Horibe, F. Yamada, C. Miyaaki, H. Kobayashi, T. Fukushima, T. Tanaka, M. Koyanagi</i>	
2.4 RELIABILITY AND STRUCTURAL DESIGN OF A WAFER-LEVEL 3D INTEGRATION SCHEME WITH W TSVS BASED ON CU-OXIDE HYBRID WAFER BONDING	34
<i>K. N. Chen, T. M. Shaw, C. Cabral Jr., G. Zuo</i>	
2.5 ULTRA-THIN CHIP TECHNOLOGY FOR SYSTEM-IN-FOIL APPLICATIONS	38
<i>E. A. Angelopoulos, M. Zimmermann, W. Appel, S. Endler, S. Ferwana, C. Harendt, T. Hoang, A. Pruem, J. N. Burghartz</i>	
2.6 ENGINEERED SUBSTRATES FOR FUTURE MORE MOORE AND MORE THAN MOORE INTEGRATED DEVICES	42
<i>L. Clavelier, C. Deguet, L. Di Cioccio, E. Augendre, A. Brugere, P. Gueguen, Y. Le Tiec, H. Moriceau, M. Rabarot, T. Signamarcheix, J. Widiez, O. Faynot, F. Andrieu, O. Weber, C. Le Royer, P. Batude, L. Hutin, J. F. Damlencourt, S. Deleonibus, E. Defay</i>	

SESSION 3: CMOS DEVICES AND TECHNOLOGY – ULTRA-THIN BODY TRANSISTORS AND DEVICES

3.1 EXTREMELY-THIN-BODY INGAAS-ON-INSULATOR MOSFETS ON SI FABRICATED BY DIRECT WAFER BONDING	46
<i>M. Yokoyama, R. Iida, S. H. Kim, N. Taoka, Y. Urabe, T. Yasuda, H. Takagi, H. Yamada, N. Fukuhara, M. Hata, M. Sugiyama, Y. Nakano, M. Takenaka, S. Takagi</i>	
3.2 PLANAR FULLY DEPLETED SOI TECHNOLOGY: A POWERFUL ARCHITECTURE FOR THE 20NM NODE AND BEYOND	50
<i>O. Faynot, F. Andrieu, O. Weber, C. Fenouillet, Béranger, P. Perreau, J. Mazurier, T. Benoist, O. Rozeau, T. Poiroux, M. Vinet, L. Grenouillet, J. P. Noel, N. Posseme, S. Barnola, F. Martin, C. Lapeyre, M. Cassé, X. Garros, M. A. Jaud, O. Thomas, G. Cibrario, L. Tosti, L. Brevard, C. Tabone, P. Gaud, S. Barraud, T. Ernst, S. Deleonibus</i>	
3.3 ANOMALOUS ELECTRON MOBILITY IN EXTREMELY-THIN SOI (ETSOI) DIFFUSION LAYERS WITH SOI THICKNESS OF LESS THAN 10 NM AND HIGH DOPING CONCENTRATION OF GREATER THAN $1 \times 10^{18} \text{CM}^{-3}$	54
<i>N. Kadotani, T. Takahashi, K. Chen, T. Kodera, S. Oda, K. Uchida</i>	

3.4 WORK-FUNCTION ENGINEERING IN GATE FIRST TECHNOLOGY FOR MULTI-V_T DUAL-GATE FDSOI CMOS ON UTBOX	58
<i>O. Weber, F. Andrieu, J. Mazurier, M. Cassé, X. Garros, C. Leroux, F. Martin, P. Perreau, C. Fenouillet, Béranger, S. Barnola, R. Gassilloud, C. Arvet, O. Thomas, J. P. Noel, O. Rozeau, M. A. Jaud, T. Poiroux, D. Lafond, A. Toffoli, F. Allain, C. Tabone, L. Tosti, L. Brevard, P. Lehnen, U. Weber, P. Baumann, O. Boissiere, W. Schwarzenbach, K. Bourdelle, B. Nguyen, F. Boeuf, T. Skotnicki, O. Faynot</i>	
3.5 IMPACT OF DIBL VARIABILITY ON SRAM STATIC NOISE MARGIN ANALYZED BY DMA SRAM TEG	62
<i>X. Song, M. Suzuki, T. Saraya, A. Nishida, T. Tsunomura, S. Kamohara, K. Takeuchi, S. Inaba, T. Mogami, T. Hiramoto</i>	
3.6 AN ANOMALOUS CORRELATION BETWEEN GATE LEAKAGE CURRENT AND THRESHOLD VOLTAGE FLUCTUATION IN ADVANCED MOSFETS	66
<i>Z. Liu, P. Chang, X. Yu, J. Deng, S. J. Han, G. Shahidi, W. Haensch, K. Rim</i>	

SESSION 4: CHARACTERIZATION, RELIABILITY, AND YIELD-FRONT END OF LINE (FEOL)

4.1 6Å EOT $Si_{0.45}Ge_{0.55}$ PMOSFET WITH OPTIMIZED RELIABILITY ($V_{DD}=1V$): MEETING THE NBTI LIFETIME TARGET AT ULTRA-THIN EOT	70
<i>J. Franco, B. Kaczer, G. Eneman, J. Mitard, A. Stesmans, V. Afanas'Ev, T. Kauerauf, P. J. Roussel, M. Toledano, Luque, M. Cho, R. Degraeve, T. Grasser, L.å. Ragnarsson, L. Witters, J. Tseng, S. Takeoka, W. E. Wang, T. Y. Hoffmann, G. Groeseneken</i>	
4.2 AN ON-CHIP MONITOR FOR STATISTICALLY SIGNIFICANT CIRCUIT AGING CHARACTERIZATION	74
<i>J. Keane, W. Zhang, C. H. Kim</i>	
4.3 PRODUCT DRIFT FROM NBTI: GUARDBANDING, CIRCUIT AND STATISTICAL EFFECTS	78
<i>A. T. Krishnan, F. Cano, C. Chancellor, V. Reddy, Z. Qi, P. Jain, J. Carulli, J. Masin, S. Zuhoski, S. Krishnan, J. Ondrusek</i>	
4.4 RECENT ADVANCES IN UNDERSTANDING THE BIAS TEMPERATURE INSTABILITY	82
<i>B. Kaczer, T. Grasser, W. Goes, H. Reisinger, T. Aichinger, P. Hehenberger, P. J. Wagner, F. Schanovsky, J. Franco, P. Roussel, M. Nelhiebel</i>	
4.5 MODELING THE BREAKDOWN STATISTICS OF GATE DIELECTRIC STACKS INCLUDING PERCOLATION AND PROGRESSIVE BREAKDOWN	86
<i>J. Suñé, E. Y. Wu, S. Tous</i>	
4.6 PBTI MECHANISMS IN LA CONTAINING HF-BASED OXIDES ASSESSED BY VERY FAST IV MEASUREMENTS	90
<i>X. Garros, L. Brunet, M. Rafik, J. Coignus, G. Reimbold, E. Vincent, A. Bravaix, F. Boulanger</i>	
4.7 ABNORMAL SLOW RECOVERY CHARACTERISTIC OF LA-DOPED HFSIOX N-MOSFET BIAS-TEMPERATURE INSTABILITY	94
<i>G. A. Du, D. S. Ang, C. J. Gu</i>	

SESSION 5: MEMORY TECHNOLOGY – FLASH MEMORY

5.1 A HIGHLY MANUFACTURABLE INTEGRATION TECHNOLOGY FOR 27NM 2 AND 3BIT/CELL NAND FLASH MEMORY	98
<i>C. H. Lee, S. K. Sung, D. Jang, S. Lee, S. Choi, J. Kim, S. Park, M. Song, H. C. Baek, E. Ahn, J. Shin, K. Shin, K. Min, S. S. Cho, C. J. Kang, J. Choi, K. Kim, J. H. Choi, K. D. Suh, T. S. Jung</i>	
5.2 25NM 64GB MLC NAND TECHNOLOGY AND SCALING CHALLENGES	102
<i>K. Prall, K. Parat</i>	
5.3 ULTIMATE SCALABILITY OF TAN METAL FLOATING GATE WITH INCORPORATION OF HIGH-K BLOCKING DIELECTRICS FOR FLASH MEMORY APPLICATIONS	106
<i>S. Jayanti, X. Yang, R. Suri, V. Misra</i>	
5.4 HIGHLY-SCALED 3.6-NM ENT TRAPPING LAYER MONOS DEVICE WITH GOOD RETENTION AND ENDURANCE	110
<i>C. Y. Tsai, T. H. Lee, A. Chin, H. Wang, C. H. Cheng, F. S. Yeh</i>	
5.5 A NOVEL BE-SONOS NAND FLASH USING NON-CUT TRAPPING LAYER WITH SUPERB RELIABILITY	114
<i>C. C. Hsieh, H. T. Lue, K. P. Chang, Y. H. Hsiao, T. H. Hsu, C. P. Chen, Y. J. Chen, K. F. Chen, C. Lo, T. T. Han, M. S. Chen, W. P. Lu, S. Y. Wang, J. H. Liao, S. P. Hong, F. H. Hsu, T. Yang, K. C. Chen, K. Y. Hsieh, C. Y. Lu</i>	

5.6 STUDY OF FAST INITIAL CHARGE LOSS AND ITS IMPACT ON THE PROGRAMMED STATES VT DISTRIBUTION OF CHARGE-TRAPPING NAND FLASH	118
<i>C. P. Chen, H. T. Lue, C. C. Hsieh, K. P. Chang, K. Y. Hsieh, C. Y. Lu</i>	
5.7 UNIVERSAL GUIDING PRINCIPLE FOR THE FABRICATION OF HIGHLY SCALABLE MONOS-TYPE MEMORY -ATOMISTIC RECIPES BASED ON DESIGNING INTERFACE OXYGEN CHEMICAL POTENTIAL-	122
<i>K. Yamaguchi, A. Otake, K. Kamiya, Y. Shigeta, K. Shiraishi</i>	

SESSION 6: QUANTUM POWER AND COMPOUND SEMICONDUCTOR DEVICES – NEXT GENERATION

6.1 NON-PLANAR, MULTI-GATE INGAAS QUANTUM WELL FIELD EFFECT TRANSISTORS WITH HIGH-K GATE DIELECTRIC AND ULTRA-SCALED GATE-TO-DRAIN/GATE-TO-SOURCE SEPARATION FOR LOW POWER LOGIC APPLICATIONS	126
<i>M. Radosavljevic, G. Dewey, J. M. Fastenau, J. Kavalieros, R. Kotlyar, B. Chu, Kung, W. K. Liu, D. Lubyshev, M. Metz, K. Millard, N. Mukherjee, L. Pan, R. Pillarisetty, W. Rachmady, U. Shah, R. Chau</i>	
6.2 SELF-ALIGNED III-V MOSFETS HETEROINTEGRATED ON A 200 MM SI SUBSTRATE USING AN INDUSTRY STANDARD PROCESS FLOW	130
<i>R. J. W. Hill, C. Park, J. Barnett, J. Price, J. Huang, N. Goel, W. Y. Loh, J. Oh, C. E. Smith, P. Kirsch, P. Majhi, R. Jammy</i>	
6.3 ADVANCED COMPOSITE HIGH-κ GATE STACK FOR MIXED ANION ARSENIDE-ANTIMONIDE QUANTUM WELL TRANSISTORS	134
<i>A. Ali, H. Madan, R. Misra, E. Hwang, A. Agrawal, I. Ramirez, P. Schiffer, T. N. Jackson, S. E. Mohnney, J. B. Boos, B. R. Bennett, I. Geppert, M. Eizenberg, S. Datta</i>	
6.4 DEVELOPMENT OF HIGH-κ DIELECTRIC FOR ANTIMONIDES AND A SUB 350°C III-V PMOSFET OUTPERFORMING GERMANIUM	138
<i>A. Nainani, T. Irisawa, Z. Yuan, Y. Sun, T. Krishnamohan, M. Reason, B. R. Bennett, J. B. Boos, M. G. Ancona, Y. Nishi, K. C. Saraswat</i>	
6.5 CORRELATION BETWEEN CHANNEL MOBILITY IMPROVEMENTS AND NEGATIVE V_{TH} SHIFTS IN III-V MISFETS: DIPOLE FLUCTUATION AS NEW SCATTERING MECHANISM	142
<i>Y. Urabe, N. Miyata, H. Ishii, T. Itatani, T. Maeda, T. Yasuda, H. Yamada, N. Fukuhara, M. Hata, M. Yokoyama, N. Taoka, M. Takenaka, S. Takagi</i>	
6.6 BAND-ENGINEERED GE-ON-SI LASERS	146
<i>J. Liu, X. Sun, R. Camacho, Aguilera, Y. Cai, J. Michel, L. C. Kimerling</i>	
6.7 HIGH MOBILITY STRAINED GERMANIUM QUANTUM WELL FIELD EFFECT TRANSISTOR AS THE P-CHANNEL DEVICE OPTION FOR LOW POWER ($V_{CC} = 0.5$ V) III-V CMOS ARCHITECTURE	150
<i>R. Pillarisetty, B. Chu, Kung, S. Corcoran, G. Dewey, J. Kavalieros, H. Kennel, R. Kotlyar, V. Le, D. Lionberger, M. Metz, N. Mukherjee, J. Nah, W. Rachmady, M. Radosavljevic, U. Shah, S. Taft, H. Then, N. Zelick, R. Chau</i>	

SESSION 7: DISPLAYS, SENSORS, AND MEMS – MEMS RESONATORS

7.1 HIGH-Q TORSIONAL MODE SI TRIANGULAR BEAM RESONATORS ENCAPSULATED USING SIGE THIN FILM	154
<i>Y. Naito, P. Helin, K. Nakamura, J. De Coster, B. Guo, L. Haspeslagh, K. Onishi, H. Tilmans</i>	
7.2 FULLY MICROMECHANICAL PIEZO-THERMAL OSCILLATORS	158
<i>A. Rahafrooz, S. Pourkamali</i>	
7.3 Q-BOOSTED ALN ARRAY-COMPOSITE RESONATOR WITH $Q > 10,000$	162
<i>L. W. Hung, C. T. C. Nguyen</i>	
7.4 SELF-POLARIZED CAPACITIVE SILICON MICROMECHANICAL RESONATORS VIA CHARGE TRAPPING	166
<i>A. K. Samarao, F. Ayazi</i>	
7.5 SUB-100PPB/°C TEMPERATURE STABILITY IN THERMALLY ACTUATED HIGH FREQUENCY SILICON RESONATORS VIA DEGENERATE PHOSPHOROUS DOPING AND BIAS CURRENT OPTIMIZATION	170
<i>A. Hajjam, A. Rahafrooz, S. Pourkamali</i>	
7.6 RESONANT-BODY FIN-FETS WITH SUB-NW POWER CONSUMPTION	174
<i>S. T. Bartsch, D. Grogg, A. Lovera, D. Tsamados, S. Ayöz, A. M. Ionescu</i>	

SESSION 8: MODELING AND SIMULATION – HIGH-FREQUENCY AND MULTI-GATE DEVICE MODE

8.1 COMPACT MODELING AND ANALYSIS OF COUPLING NOISE INDUCED BY THROUGH-SI-VIAS IN 3-D ICS	178
<i>C. Xu, R. Suaya, K. Banerjee</i>	
8.2 LARGE SIGNAL SUBSTRATE MODELING IN RF SOI TECHNOLOGIES	182
<i>S. Parthasarathy, B. Swaminathan, A. Sundaram, R. A. Groves, R. L. Wolf, F. G. Anderson</i>	
8.3 A SURFACE-POTENTIAL BASED MODEL FOR GAN HEMTS IN RF POWER AMPLIFIER APPLICATIONS	186
<i>D. L. John, F. Allerstam, T. Rödle, S. K. Murad, G. D. J. Smit</i>	
8.4 FINFET COMPACT MODELLING FOR ANALOGUE AND RF APPLICATIONS	190
<i>A. J. Scholten, G. D. J. Smit, R. M. T. Pijper, L. F. Tiemeijer, A. Mercha, D. B. M. Klaassen</i>	
8.5 MUGFET CARRIER MOBILITY AND VELOCITY: IMPACTS OF FIN ASPECT RATIO, ORIENTATION AND STRESS	194
<i>N. Xu, X. Sun, W. Xiong, C. R. Cleavelin, T. J. K. Liu</i>	
8.6 PHONON-LIMITED MOBILITY AND INJECTION VELOCITY IN N- AND P-DOPED ULTRASCALED NANOWIRE FIELD EFFECT TRANSISTORS WITH DIFFERENT CRYSTAL ORIENTATIONS	198
<i>M. Luisier, G. Klimeck</i>	
8.7 BEATING THE NERNST LIMIT OF 59MV/PH WITH DOUBLE-GATED NANO-SCALE FIELD-EFFECT TRANSISTORS AND ITS APPLICATIONS TO ULTRA-SENSITIVE DNA BIOSENSORS	202
<i>J. Go, P. R. Nair, B. Reddy Jr., B. Dorvel, R. Bashir, M. A. Alam</i>	

SESSION 9: SOLID-STATE AND NANOELECTRONIC DEVICES – CNT, MTJ DEVICES AND NANOWIRES

9.1 WAFER SCALE FABRICATION OF CARBON NANOTUBE FETS WITH EMBEDDED POLY-GATES	206
<i>S. J. Han, J. Chang, A. D. Franklin, A. A. Bol, R. Loesing, D. Guo, G. S. Tulevski, W. Haensch, Z. Chen</i>	
9.2 GRAPHITIC INTERFACIAL LAYER TO CARBON NANOTUBE FOR LOW ELECTRICAL CONTACT RESISTANCE	210
<i>Y. Chai, A. Hazeghi, K. Takei, H. Y. Chen, P. C. H. Chan, A. Javey, H. S. P. Wong</i>	
9.3 RESISTIVE SWITCHING OF CARBON-BASED RRAM WITH CNT ELECTRODES FOR ULTRA-DENSE MEMORY	214
<i>Y. Chai, Y. Wu, K. Takei, H. Y. Chen, S. Yu, P. C. H. Chan, A. Javey, H. S. P. Wong</i>	
9.4 MAGNETIC TUNNEL JUNCTION FOR NONVOLATILE CMOS LOGIC	218
<i>H. Ohno, T. Endoh, T. Hanyu, N. Kasai, S. Ikeda</i>	
9.5 COST-EFFICIENT FABRICATION OF UV/VIS NANOWIRE (NW) PHOTODIODES ENABLED BY ZNO/SI RADIAL HETEROJUNCTION	222
<i>H. D. Um, K. T. Park, J. Y. Jung, S. W. Jee, S. A. Moiz, C. H. Ahn, H. K. Cho, E. Lee, D. W. Kim, Y. C. Park, J. M. Yang, S. K. Lim, J. H. Lee</i>	
9.6 RF PERFORMANCE OF SHORT CHANNEL GRAPHENE FIELD-EFFECT TRANSISTOR	226
<i>Y. Q. Wu, Y. M. Lin, K. A. Jenkins, J. A. Ott, C. Dimitrakopoulos, D. B. Farmer, F. Xia, A. Grill, D. A. Antoniadis, P. Avouris</i>	

SESSION 10: CMOS DEVICES AND TECHNOLOGY – CMOS PERFORMANCE ENHANCING AND NOVEL

10.1 NOVEL STRESS-MEMORIZATION-TECHNOLOGY (SMT) FOR HIGH ELECTRON MOBILITY ENHANCEMENT OF GATE LAST HIGH-K/METAL GATE DEVICES	229
<i>K. Y. Lim, H. Lee, C. Ryu, K. I. Seo, U. Kwon, S. Kim, J. Choi, K. Oh, H. K. Jeon, C. Song, T. O. Kwon, J. Cho, S. Lee, Y. Sohn, H. S. Yoon, J. Park, K. Lee, W. Kim, E. Lee, S. P. Sim, C. G. Koh, S. B. Kang, S. Choi, C. Chung</i>	
10.2 CXFET: A NOVEL STEEP SUBTHRESHOLD SWING CMOS FEATURING A TUNNEL-INJECTION BIPOLAR TRANSISTOR AND MOSFET DEVICE COMPLEX	233
<i>D. Hisamoto, S. I. Saito, A. Shima, H. Yoshimoto, K. Torii, E. Takeda</i>	
10.3 A PHASE-CHANGE VIA-RECONFIGURABLE ON-CHIP INDUCTOR	237
<i>C. Y. Wen, E. K. Chua, R. Zhao, T. C. Chong, J. A. Bain, T. E. Schlesinger, L. T. Pileggi, J. Paramesh</i>	

10.4 IMPLANT-FREE SIGE QUANTUM WELL PFET: A NOVEL, HIGHLY SCALABLE AND LOW THERMAL BUDGET DEVICE, FEATURING RAISED SOURCE/DRAIN AND HIGH-MOBILITY CHANNEL	241
<i>G. Hellings, L. Witters, R. Krom, J. Mitard, A. Hikavyv, R. Loo, A. Schulze, G. Eneman, C. Kerner, J. Franco, T. Chiarella, S. Takeoka, J. Tseng, W. E. Wang, W. Vandervorst, P. Absil, S. Biesemans, M. Heyns, K. De Meyer, M. Meuris, T. Hoffmann</i>	
10.5 HIGH PERFORMANCE GERMANIUM N-MOSFET WITH ANTIMONY DOPANT ACTIVATION BEYOND $1 \times 10^{20} \text{ CM}^{-3}$	245
<i>G. Thareja, J. Liang, S. Chopra, B. Adams, N. Patil, S. L. Cheng, A. Nainani, E. Tasyurek, Y. Kim, S. Moffatt, R. Brennan, J. McVittie, T. Kamins, K. Saraswat, Y. Nishi</i>	
10.6 HIGH-MOBILITY 0.85NM-EOT $\text{Si}_{0.45}\text{Ge}_{0.55}$-PFETS:DELIVERING HIGH PERFORMANCE AT SCALED VDD	249
<i>J. Mitard, L. Witters, M. Garcia Bardon, P. Christie, J. Franco, A. Mercha, P. Magnone, M. Alioto, F. Crupi, L.å. Ragnarsson, A. Hikavyv, B. Vincent, T. Chiarella, R. Loo, J. Tseng, S. Yamaguchi, S. Takeoka, W. E. Wang, P. Absil, T. Hoffmann</i>	

SESSION 11: PROCESS TECHNOLOGY – CHANNEL ENGINEERING AND HIGH-K TECHNOLOGY

11.1 DUAL STRAINED CHANNEL CO-INTEGRATION INTO CMOS, RO AND SRAM CELLS ON FDSOI DOWN TO 17NM GATE LENGTH	253
<i>L. Hutin, C. Le Royer, F. Andrieu, O. Weber, M. Cassé, J. M. Hartmann, D. Cooper, A. Béché, L. Brévard, L. Brunet, J. Cluzel, P. Batude, M. Vinet, O. Faynot</i>	
11.2 A SOLUTION FOR AN IDEAL PLANAR MULTI-GATES PROCESS FOR ULTIMATE CMOS?	257
<i>S. Monfray, J. L. Huguenin, M. Martin, M. P. Samson, C. Borowiak, C. Arvet, J. F. Dalemcourt, P. Perreau, S. Barnola, G. Bidal, S. Denorme, Y. Campidelli, K. Benotmane, F. Leverd, P. Gouraud, B. Le. Gratiet, C. De. Buttet, L. Pinzelli, R. Beneyton, T. Morel, R. Wacquez, J. Bustos, B. Icard, L. Pain, S. Barraud, T. Ernst, F. Boeuf, O. Faynot, T. Skotnicki</i>	
11.3 DIAMOND-LIKE CARBON (DLC) LINER WITH HIGHLY COMPRESSIVE STRESS FORMED ON ALGAN/GAN MOS-HEMTS WITH IN SITU SILANE SURFACE PASSIVATION FOR PERFORMANCE ENHANCEMENT	261
<i>X. Liu, B. Liu, E. K. F. Low, H. C. Chin, W. Liu, M. Yang, L. S. Tan, Y. C. Yeo</i>	
11.4 PHYSICAL ORIGIN OF PFET THRESHOLD VOLTAGE MODULATION BY GE CHANNEL ION IMPLANTATION (GC-I/I)	265
<i>Y. Tsuchiya, N. Berliner, R. Iijima, F. Monsieur, L. Tai, N. Loubet, L. F. Edge, M. Takayanagi, V. Paruchuri</i>	
11.5 PREPARATION OF EPITAXIAL HfO_2 FILM (EOT=0.5 NM) ON SI SUBSTRATE USING ATOMIC-LAYER DEPOSITION OF AMORPHOUS FILM AND RAPID THERMAL CRYSTALLIZATION (RTC) IN AN ABRUPT TEMPERATURE GRADIENT	269
<i>S. Migita, Y. Morita, W. Mizubayashi, H. Ota</i>	
11.6 A NOVEL MULTI DEPOSITION MULTI ROOM-TEMPERATURE ANNEALING TECHNIQUE VIA ULTRAVIOLET-OZONE TO IMPROVE HIGH-K/METAL (HFZRO/TIN) GATE STACK INTEGRITY FOR A GATE-LAST PROCESS	273
<i>L. Wu, K. S. Yew, D. S. Ang, W. J. Liu, T. T. Le, T. L. Duan, C. H. Hou, X. F. Yu, D. Y. Lee, K. Y. Hsu, J. Xu, H. J. Tao, M. Cao, H. Y. Yu</i>	
11.7 ENABLING 3X NM DRAM: RECORD LOW LEAKAGE 0.4 NM EOT MIM CAPACITORS WITH NOVEL STACK ENGINEERING	277
<i>M. A. Pawlak, M. Popovici, J. Swerts, K. Tomida, M. S. Kim, B. Kaczer, K. Opsomer, M. Schaekers, P. Favia, H. Bender, C. Vrancken, B. Govoreanu, C. Demeurisse, W. C. Wang, V. V. Afanas'Ev, I. Debusschere, L. Altissime, J. A. Kittl</i>	

SESSION 12: MEMORY TECHNOLOGY – IT MAGNETIC RAM

12.1 32NM HIGH-DENSITY HIGH-SPEED T-RAM EMBEDDED MEMORY TECHNOLOGY	280
<i>R. Gupta, F. Nemati, S. Robins, K. Yang, V. Gopalakrishnan, J. J. Sundarraj, R. Chopra, R. Roy, H. J. Cho, W. P. Maszara, N. R. Mohapatra, J. Wu, D. Weiss, S. Nakib</i>	
12.2 ULTIMATELY SCALED 20NM UNIFIED-RAM	284
<i>D. I. Moon, S. J. Choi, C. J. Kim, J. Y. Kim, J. S. Lee, J. S. Oh, G. S. Lee, Y. C. Park, D. W. Hong, D. W. Lee, Y. S. Kim, J. W. Kim, J. W. Han, Y. K. Choi</i>	

12.3 A NOVEL LOW-VOLTAGE BIASING SCHEME FOR DOUBLE GATE FBC ACHIEVING 5S RETENTION AND 10₁₆ ENDURANCE AT 85°C	288
<i>Z. Lu, N. Collaert, M. Aoulaiche, B. De Wachter, A. De Keersgieter, W. Schwarzenbach, O. Bonnin, K. K. Bourdelle, B. Y. Nguyen, C. Mazure, L. Altimime, M. Jurczak</i>	
12.4 MEMORY TECHNOLOGY TREND AND FUTURE CHALLENGES	292
<i>S. Hong</i>	
12.5 SWITCHING DISTRIBUTIONS AND WRITE RELIABILITY OF PERPENDICULAR SPIN TORQUE MRAM	296
<i>D. C. Worledge, G. Hu, P. L. Trouilloud, D. W. Abraham, S. Brown, M. C. Gaidis, J. Nowak, E. J. O'Sullivan, R. P. Robertazzi, J. Z. Sun, W. J. Gallagher</i>	
12.6 ON-AXIS SCHEME AND NOVEL MTJ STRUCTURE FOR SUB-30NM GB DENSITY STT-MRAM	300
<i>S. C. Oh, J. H. Jeong, W. C. Lim, W. J. Kim, Y. H. Kim, H. J. Shin, J. E. Lee, Y. G. Shin, S. Choi, C. Chung</i>	
12.7 FULLY INTEGRATED 54NM STT-RAM WITH THE SMALLEST BIT CELL DIMENSION FOR HIGH DENSITY MEMORY APPLICATION	304
<i>S. Chung, K. M. Rho, S. D. Kim, H. J. Suh, D. J. Kim, H. J. Kim, S. H. Lee, J. H. Park, H. M. Hwang, S. M. Hwang, J. Y. Lee, Y. B. An, J. U. Yi, Y. H. Seo, D. H. Jung, M. S. Lee, S. H. Cho, J. N. Kim, G. J. Park, G. Jin, A. Driskill, Smith, V. Nikitin, A. Ong, X. Tang, Y. Kim, J. Rho, S. Park, S. Chung, J. Jeong, S. Hong</i>	

SESSION 13: EMERGING TECHNOLOGIES – NEXT GENERATION POWER DEVICES AND TECHNOLOGY

13.1 CURRENT STATUS AND FUTURE TRENDS IN SILICON POWER DEVICES	308
<i>P. L. Hower, S. Pendharkar, T. Efland</i>	
13.2 ALGAN/GAN TRANSISTORS FOR POWER ELECTRONICS	312
<i>U. K. Mishra</i>	
13.3 SILICON CARBIDE BASED POWER DEVICES	316
<i>M. Östling</i>	
13.4 ULTRA HIGH VOLTAGE SEMICONDUCTOR POWER DEVICES FOR GRID APPLICATIONS	320
<i>M. T. Rahimo</i>	
13.5 ADVANCED SIC AND GAN POWER ELECTRONICS FOR AUTOMOTIVE SYSTEMS	324
<i>M. Kanechika, T. Uesugi, T. Kachi</i>	
13.6 ADVANCED POWER DEVICES FOR MANY-CORE PROCESSOR POWER SUPPLIES	328
<i>M. A. Briere</i>	

SESSION 14: DISPLAYS, SENSORS, AND MEMS – IMAGE SENSORS

14.1 A LEADING-EDGE 0.9μM PIXEL CMOS IMAGE SENSOR TECHNOLOGY WITH BACKSIDE ILLUMINATION: FUTURE CHALLENGES FOR PIXEL SCALING	332
<i>S. G. Wu, C. C. Wang, B. C. Hseih, Y. L. Tu, C. H. Tseng, T. H. Hsu, R. S. Hsiao, S. Takahashi, R. J. Lin, C. S. Tsai, Y. P. Chao, K. Y. Chou, P. S. Chou, H. Y. Tu, F. L. Hsueh, L. Tran</i>	
14.2 A 3X3, 5μM PITCH, 3-TRANSISTOR SINGLE PHOTON AVALANCHE DIODE ARRAY WITH INTEGRATED 11V BIAS GENERATION IN 90NM CMOS TECHNOLOGY	336
<i>R. K. Henderson, E. A. G. Webster, R. Walker, J. A. Richardson, L. A. Grant</i>	
14.3 A MINIATURE ACTIVELY RECHARGED SINGLE-PHOTON DETECTOR FREE OF AFTERPULSING EFFECTS WITH 6NS DEAD TIME IN A 0.18μM CMOS TECHNOLOGY	340
<i>C. Niclass, M. Soga</i>	
14.4 A LOW DARK CURRENT AND HIGH QUANTUM EFFICIENCY MONOLITHIC GERMANIUM-ON-SILICON CMOS IMAGER TECHNOLOGY FOR DAY AND NIGHT IMAGING APPLICATIONS	344
<i>I. Aberg, B. Ackland, J. V. Beach, C. Godek, R. Johnson, C. A. King, A. Lattes, J. O'Neill, S. Pappas, T. S. Sriram, C. S. Rafferty</i>	
14.5 10 μM PIXEL-TO-PIXEL PITCH HYBRID BACKSIDE ILLUMINATED ALGAN-ON-SI IMAGERS FOR SOLAR BLIND EUV RADIATION DETECTION	348
<i>P. E. Malinowski, J. Y. Duboz, P. De Moor, J. John, K. Minoglou, P. Srivastava, Y. Creten, T. Torfs, J. Putzeys, F. Semon, E. Frayssinet, B. Giordanengo, A. Benmoussa, J. F. Hochedez, R. Mertens, C. Van Hoof</i>	
14.6 EFFICIENCY ENHANCEMENT AND POLARIZATION DETECTION CAPABILITY OF PHOTODIODE BY ACCUMULATING LOCAL ELECTRICAL FIELD ON THE METAL ELECTRODES	352
<i>Y. S. Lai, H. L. Chen, C. H. Lin, H. C. Lin, S. H. Chen, H. M. Chang, S. C. Tseng, Y. M. Chi, C. Ho, F. L. Yang</i>	

14.7 HIGH PERFORMANCE TRANSPARENT PHOTODIODE ARRAY UTILIZING TRIPLE OXIDE SEMICONDUCTOR (HIZO-IZO-HIZO) THIN FILM TRANSISTOR	356
<i>S. Jeon, I. Song, S. E. Ahn, S. Park, S. Kim, J. Park, H. Yin, C. Kim, U. I. Chung</i>	

SESSION 15: MODELING AND SIMULATION – CHALLENGES IN ADVANCED DEVICE PERFORMANCE

15.1 TRANSFER OF PHYSICALLY-BASED MODELS FROM PROCESS TO DEVICE SIMULATIONS: APPLICATION TO ADVANCED STRAINED SI/SIGE MOSFETS	359
<i>E. M. Bazizi, P. F. Fazzini, F. Cristiano, A. Pakfar, C. Tavernier, F. Payet, T. Skotnicki, C. Zechner, N. Zographos, D. Matveev, N. E. B. Cowern, N. S. Bennett, C. Ahn, J. C. Yoon</i>	
15.2 SIMULATION STUDY OF THE ON-CURRENT IMPROVEMENTS IN GE AND SGE VERSUS SI AND SSI NANO-MOSFETS	363
<i>F. Conzatti, P. Toniutti, D. Esseni, P. Palestri, L. Selmi</i>	
15.3 TCAD: PRESENT STATE AND FUTURE CHALLENGES	367
<i>T. Ma, V. Moroz, R. Borges, L. Smith</i>	
15.4 ELECTRICAL MODULATION OF ION CONCENTRATION IN DUAL-GATED NANOCHANNELS	371
<i>Y. Liu, Q. Ran, R. W. Dutton</i>	
15.5 THEORY OF WORKFUNCTION CONTROL OF SILICIDES BY DOPING FOR FUTURE SI-NANO-DEVICES BASED ON FUNDAMENTAL PHYSICS OF WHY SILICIDES EXIST IN NATURE	375
<i>T. Nakayama, K. Kakushima, O. Nakatsuka, Y. Machida, S. Sotome, T. Matsuki, K. Ohmori, H. Iwai, S. Zaima, T. Chikyow, K. Shiraishi, K. Yamada</i>	
15.6 3D DEVICE SIMULATION OF WORK FUNCTION AND INTERFACE TRAP FLUCTUATIONS ON HIGH-κ/METAL GATE DEVICES	379
<i>H. W. Cheng, F. H. Li, M. H. Han, C. Y. Yiu, C. H. Yu, K. F. Lee, Y. Li</i>	
15.7 ANALYSIS OF POCKET PROFILE DEACTIVATION AND ITS IMPACT ON VTH VARIATION FOR LASER ANNEALED DEVICE USING AN ATOMISTIC KINETIC MONTE CARLO APPROACH	383
<i>T. Noda, W. Vandervorst, C. Vrancken, C. Ortolland, E. Rosseel, P. Eyben, P. P. Absil, S. Biesemans, T. Y. Hoffmann</i>	

SESSION 16: SOLID-STATE AND NANOELECTRONIC DEVICES – LOW-POWER AND STEEP SLOPE

16.1 PROSPECT OF TUNNELING GREEN TRANSISTOR FOR 0.1V CMOS	387
<i>C. Hu, P. Patel, A. Bowonder, K. Jeon, S. H. Kim, W. Y. Loh, C. Y. Kang, J. Oh, P. Majhi, A. Javey, T. J. K. Liu, R. Jammy</i>	
16.2 PERFORMANCE BENCHMARKS FOR SI, III-V, TFET, AND CARBON NANOTUBE FET – RE-THINKING THE TECHNOLOGY ASSESSMENT METHODOLOGY FOR COMPLEMENTARY LOGIC APPLICATIONS	391
<i>L. Wei, S. Oh, H. S. P. Wong</i>	
16.3 METAL-FERROELECTRIC-METAL-OXIDE-SEMICONDUCTOR FIELD EFFECT TRANSISTOR WITH SUB-60MV/DECADE SUBTHRESHOLD SWING AND INTERNAL VOLTAGE AMPLIFICATION	395
<i>A. Rusu, G. A. Salvatore, D. Jiménez, A. M. Ionescu</i>	
16.4 A PREDICTIVE CONTACT RELIABILITY MODEL FOR MEM LOGIC SWITCHES	399
<i>H. Kam, E. Alon, T. J. K. Liu</i>	
16.5 POLYMER SOLID-ELECTROLYTE (PSE) SWITCH EMBEDDED IN 90NM CMOS WITH FORMING-FREE AND 10NSEC PROGRAMMING FOR LOW POWER, NONVOLATILE PROGRAMMABLE LOGIC (NPL)	403
<i>M. Tada, T. Sakamoto, K. Okamoto, M. Miyamura, N. Banno, Y. Katoh, S. Ishida, N. Iguchi, N. Sakimura, H. Hada</i>	
16.6 REALIZING SUPER-STEEP SUBTHRESHOLD SLOPE WITH CONVENTIONAL FDSOI CMOS AT LOW-BIAS VOLTAGES	407
<i>Z. Lu, N. Collaert, M. Aoulaiche, B. De Wachter, A. De Keersgieter, J. G. Fossum, L. Altimime, M. Jurczak</i>	

SESSION 17: SPECIAL SESSION – CONFLUENCE OF TECHNOLOGY AND DESIGN – CHALLENGES

17.1 THRUCHIP INTERFACE (TCI) FOR 3D INTEGRATION OF LOW-POWER SYSTEM..... 410
T. Kuroda

17.2 THERMAL-AWARE DESIGN OF 3D ICS WITH INTER-TIER LIQUID COOLING..... 411
D. Atienza

17.3 DEVICE AND CIRCUIT INTERACTIVE DESIGN AND OPTIMIZATION BEYOND THE CONVENTIONAL SCALING ERA..... 412
S. Oh, L. Wei, S. Chong, J. Luo, H. S. P. Wong

17.4 MAY THE FOURTH (TERMINAL) BE WITH YOU - CIRCUIT DESIGN BEYOND FINFET..... 413
H. Koike, S. I. O'Uchi, M. Hioki, K. Endo, T. Matsukawa, Y. Liu, M. Masahara, T. Tsutsumi, K. Sakamoto, T. Nakagawa, T. Sekigawa

17.5 INTRINSIC VARIABILITY IN NANO-CMOS DESIGN AND BEYOND..... 414
Y. Cao, C. C. Wang, Y. Ye, S. Gummalla, C. Chakrabarti

17.6 LOW-POWER CIRCUIT CHALLENGES IN CELLULAR/MOLECULAR INTERFACES..... 415
E. Yoon

SESSION 18: PROCESS TECHNOLOGY – ADVANCED TECHNOLOGIES FOR GE MOSFETS AND NEW

18.1 GE MOSFETS PERFORMANCE: IMPACT OF GE INTERFACE PASSIVATION..... 416
C. H. Lee, T. Nishimura, T. Tabata, S. K. Wang, K. Nagashio, K. Kita, A. Toriumi

18.2 HIGHER κ METAL-GATE/HIGH-K/GE N-MOSFETS WITH <1 NM EOT USING LASER ANNEALING..... 420
W. B. Chen, B. S. Shie, A. Chin, K. C. Hsu, C. C. Chi

18.3 PROSPECTS FOR MEM LOGIC SWITCH TECHNOLOGY..... 424
T. J. K. Liu, J. Jeon, R. Nathanael, H. Kam, V. Pott, E. Alon

18.4 RECORD LOW CONTACT RESISTIVITY TO N-TYPE GE FOR CMOS AND MEMORY APPLICATIONS..... 428
K. Martens, A. Firrincieli, R. Rooyackers, B. Vincent, R. Loo, S. Locorotondo, E. Rosseel, T. Vandeweyer, G. Hellings, B. De Jaeger, M. Meuris, P. Favia, H. Bender, B. Douhard, J. Delmotte, W. Vandervorst, E. Simoen, G. Jurczak, D. Wouters, J. A. Kittl

18.5 HIGH MOBILITY HIGH ON/OFF RATIO C-V DISPERSION-FREE GE N-MOSFETS AND THEIR STRAIN RESPONSE..... 432
Y. C. Fu, W. Hsu, Y. T. Chen, H. S. Lan, C. H. Lee, H. C. Chang, H. Y. Lee, G. L. Luo, C. H. Chien, C. W. Liu, C. Hu, F. L. Yang

SESSION 19: MEMORY TECHNOLOGY – RESISTIVE RAMS

19.1 9NM HALF-PITCH FUNCTIONAL RESISTIVE MEMORY CELL WITH <1 μ A PROGRAMMING CURRENT USING THERMALLY OXIDIZED SUB-STOICHIOMETRIC WO_x FILM..... 436
C. Ho, C. L. Hsu, C. C. Chen, J. T. Liu, C. S. Wu, C. C. Huang, C. Hu, F. L. Yang

19.2 A FORMING-FREE WO_x RESISTIVE MEMORY USING A NOVEL SELF-ALIGNED FIELD ENHANCEMENT FEATURE WITH EXCELLENT RELIABILITY AND SCALABILITY..... 440
W. C. Chien, Y. R. Chen, Y. C. Chen, A. T. H. Chuang, F. M. Lee, Y. Y. Lin, E. K. Lai, Y. H. Shih, K. Y. Hsieh, C. Y. Lu

19.3 LOW POWER OPERATING BIPOLAR TMO RERAM FOR SUB 10 NM ERA..... 444
M. J. Kim, I. G. Baek, Y. H. Ha, S. J. Baik, J. H. Kim, D. J. Seong, S. J. Kim, Y. H. Kwon, C. R. Lim, H. K. Park, D. Gilmer, P. Kirsch, R. Jammy, Y. G. Shin, S. Choi, C. Chung

19.4 HIGH PERFORMANCE ULTRA-LOW ENERGY RRAM WITH GOOD RETENTION AND ENDURANCE..... 448
C. H. Cheng, C. Y. Tsai, A. Chin, F. S. Yeh

19.5 DIODE-LESS NANO-SCALE ZRO_x/HFO_x RRAM DEVICE WITH EXCELLENT SWITCHING UNIFORMITY AND RELIABILITY FOR HIGH-DENSITY CROSS-POINT MEMORY APPLICATIONS..... 452
J. Lee, J. Shin, D. Lee, W. Lee, S. Jung, M. Jo, J. Park, K. Biji, S. Kim, S. Park, H. Hwang

19.6 METAL OXIDE RRAM SWITCHING MECHANISM BASED ON CONDUCTIVE FILAMENT MICROSCOPIC PROPERTIES	456
<i>G. Bersuker, D. C. Gilmer, D. Veksler, J. Yum, H. Park, S. Lian, L. Vandelli, A. Padovani, L. Larcher, K. McKenna, A. Shluger, V. Iglesias, M. Porti, M. Nafria, W. Taylor, P. D. Kirsch, R. Jammy</i>	
19.7 EVIDENCE AND SOLUTION OF OVER-RESET PROBLEM FOR HFO_x BASED RESISTIVE MEMORY WITH SUB-NS SWITCHING SPEED AND HIGH ENDURANCE.....	460
<i>H. Y. Lee, Y. S. Chen, P. S. Chen, P. Y. Gu, Y. Y. Hsu, S. M. Wang, W. H. Liu, C. H. Tsai, S. S. Sheu, P. C. Chiang, W. P. Lin, C. H. Lin, W. S. Chen, F. T. Chen, C. H. Lien, M. J. Tsai</i>	

SESSION 20: QUANTUM POWER AND COMPOUND SEMICONDUCTOR DEVICES – ADVANCED POWER

20.1 SPATIALLY-DISCRIMINATING TRAP CHARACTERIZATION METHODS FOR HEMTS AND THEIR APPLICATION TO RF-STRESSED ALGAN/GAN HEMTS	464
<i>A. R. Arehart, A. Sasikumar, G. D. Via, B. Winningham, B. Poling, E. Heller, S. A. Ringel</i>	
20.2 RF POWER DEGRADATION OF GAN HIGH ELECTRON MOBILITY TRANSISTORS	468
<i>J. Joh, J. A. Del Alamo</i>	
20.3 A COMPREHENSIVE RELIABILITY INVESTIGATION OF THE VOLTAGE-, TEMPERATURE- AND DEVICE GEOMETRY-DEPENDENCE OF THE GATE DEGRADATION ON STATE-OF-THE-ART GAN-ON-SI HEMTS.....	472
<i>D. Marcon, T. Kauerauf, F. Medjdoub, J. Das, M. Van Hove, P. Srivastava, K. Cheng, M. Leys, R. Mertens, S. Decoutere, G. Meneghesso, E. Zanoni, G. Borghs</i>	
20.4 RELIABILITY OF ENHANCEMENT-MODE ALGAN/GAN HEMTS UNDER ON-STATE GATE OVERDRIVE.....	476
<i>C. Ma, H. Chen, C. Zhou, S. Huang, L. Yuan, J. Roberts, K. J. Chen</i>	
20.5 BLOCKING-VOLTAGE BOOSTING TECHNOLOGY FOR GAN TRANSISTORS BY WIDENING DEPLETION LAYER IN SI SUBSTRATES.....	480
<i>H. Umeda, A. Suzuki, Y. Anda, M. Ishida, T. Ueda, T. Tanaka, D. Ueda</i>	
20.6 NORMALLY-OFF ALGAN/GAN-ON-SI MOSHFETS WITH TAN FLOATING GATES AND ALD SiO₂ TUNNEL DIELECTRICS.....	484
<i>B. Lee, C. Kirkpatrick, X. Yang, S. Jayanti, R. Suri, J. Roberts, V. Misra</i>	
20.7 HIGH PERFORMANCE CMOS-COMPATIBLE SUPER-JUNCTION FINFETS FOR SUB-100V APPLICATIONS	488
<i>A. Yoo, J. C. W. Ng, J. K. O. Sin, W. T. Ng</i>	
20.8 STATE-OF-THE-ART DEVICE IN HIGH VOLTAGE POWER ICs WITH LOWEST ON-STATE RESISTANCE.....	492
<i>R. Y. Su, F. J. Yang, J. L. Tsay, C. C. Cheng, R. S. Liou, H. C. Tuan</i>	

SESSION 21: DISPLAY, SENSORS, AND MEMS – THIN FILM TRANSISTORS

21.1 HIGH PERFORMANCE SINGLE-GRAIN GE TFTS WITHOUT SEED SUBSTRATE.....	496
<i>T. Chen, R. Ishihara, M. R. Tajari Mofrad, S. Vollebregt, J. Van Der Cingel, M. Van Der Zwan, H. Schellevis, K. Beenakker</i>	
21.2 ULTRA-LOW POWER TFTS WITH 10 NM STACKED GATE INSULATOR FABRICATED BY NITRIC ACID OXIDATION OF SI (NAOS) METHOD	500
<i>T. Matsumoto, M. Yamada, H. Tsuji, K. Taniguchi, Y. Kubota, S. Imai, S. Terakawa, H. Kobayashi</i>	
21.3 180NM GATE LENGTH AMORPHOUS INGAZNO THIN FILM TRANSISTOR FOR HIGH DENSITY IMAGE SENSOR APPLICATIONS.....	504
<i>S. Jeon, S. Park, I. Song, J. H. Hur, J. Park, S. Kim, H. Yin, E. Lee, S. Ahn, H. Kim, C. Kim, U. I. Chung</i>	
21.4 OXIDE TFT RECTIFIER ACHIEVING 13.56-MHZ WIRELESS OPERATION WITH DC OUTPUT UP TO 12 V.....	508
<i>T. Kawamura, H. Wakana, K. Fujii, H. Ozaki, K. Watanabe, T. Yamazoe, H. Uchiyama, K. Torii</i>	
21.5 VERY HIGH PERFORMANCE NON-VOLATILE MEMORY ON FLEXIBLE PLASTIC SUBSTRATE	512
<i>C. H. Cheng, K. Y. Chou, A. Chin, F. S. Yeh</i>	
21.6 SUBMICRON LOW-VOLTAGE ORGANIC TRANSISTORS AND CIRCUITS ENABLED BY HIGH-RESOLUTION SILICON STENCIL MASKS	516
<i>F. Ante, F. Letzkus, J. Butschke, U. Zschieschang, K. Kern, J. N. Burghartz, H. Klauk</i>	

SESSION 22: MODELING AND SIMULATION – SIMULATION OF MEMORY DEVICES

22.1 MODELING THE SWITCHING DYNAMICS OF PROGRAMMABLE-METALLIZATION-CELL (PMC) MEMORY AND ITS APPLICATION AS SYNAPSE DEVICE FOR A NEUROMORPHIC COMPUTATION SYSTEM	520
<i>S. Yu, H. S. P. Wong</i>	
22.2 A MODEL FOR THE RESET OPERATION OF ELECTROCHEMICAL CONDUCTING BRIDGE RESISTIVE MEMORY (CB-RERAM)	524
<i>Y. Y. Lin, F. M. Lee, W. C. Chien, Y. C. Chen, K. Y. Hsieh, C. Y. Lu</i>	
22.3 THE FIRST PRINCIPLE COMPUTER SIMULATION AND REAL DEVICE CHARACTERISTICS OF SUPERLATTICE PHASE-CHANGE MEMORY	528
<i>J. Tominaga, R. Simpson, P. Fons, A. Kolobov</i>	
22.4 A NOVEL FLOATING BODY CELL MEMORY WITH A LATERALLY ENGINEERED BANDGAP USING A SI-SI:C HETEROSTRUCTURE	532
<i>S. J. Choi, D. I. Moon, Y. Ding, E. Y. J. Kong, Y. C. Yeo, Y. K. Choi</i>	
22.5 INVESTIGATION OF THE ROLE OF H-RELATED DEFECTS IN AL₂O₃ BLOCKING LAYER ON CHARGE-TRAP MEMORY RETENTION BY ATOMISTIC SIMULATIONS AND DEVICE PHYSICAL MODELLING	536
<i>G. Molas, L. Masoero, P. Blaise, A. Padovani, J. P. Colonna, E. Vianello, M. Bocquet, E. Nowak, M. Gasulla, O. Cueto, H. Grampeix, F. Martin, R. Kies, P. Brianceau, M. Gély, A. M. Papon, D. Lafond, J. P. Barnes, C. Licitra, G. Ghibaud, L. Larcher, S. Deleonibus, B. De Salvo</i>	
22.6 3D MONTE CARLO SIMULATION OF THE PROGRAMMING DYNAMICS AND THEIR STATISTICAL VARIABILITY IN NANOSCALE CHARGE-TRAP MEMORIES	540
<i>S. M. Amoroso, A. Maconi, A. Mauri, C. Monzio Compagnoni, E. Greco, E. Camozzi, S. Viganó, P. Tessariol, A. Ghetti, A. S. Spinelli, A. L. Lacaita</i>	
22.7 NUMERICAL ANALYSIS OF TYPICAL STT-MTJ STACKS FOR 1T-1R MEMORY ARRAYS	544
<i>C. Augustine, A. Raychowdhury, D. Somasekhar, J. Tschanz, K. Roy, V. K. De</i>	
22.8 QUANTITATIVE MODEL FOR TMR AND SPIN-TRANSFER TORQUE IN MTJ DEVICES	548
<i>D. Datta, B. Behin, A. E. Ain, S. Salahuddin, S. Datta</i>	

SESSION 23: SOLID-STATE AND NANO-ELECTRONIC DEVICES – GRAPHENE DEVICES

23.1 GRAPHENE-BASED FAST ELECTRONICS AND OPTOELECTRONICS	552
<i>P. Avouris, Y. M. Lin, F. Xia, D. B. Farmer, Y. Wu, T. Mueller, K. Jenkins, C. Dimitrakopoulos, A. Grill</i>	
23.2 GRAPHENE FIELD-EFFECT TRANSISTORS BASED ON BORON NITRIDE GATE DIELECTRICS	556
<i>I. Meric, C. Dean, A. Young, J. Hone, P. Kim, K. Shepard</i>	
23.3 UNDERSTANDING THE CONTACT CHARACTERISTICS IN SINGLE OR MULTI-LAYER GRAPHENE DEVICES: THE IMPACT OF DEFECTS (CARBON VACANCIES) AND THE ASYMMETRIC TRANSPORTATION BEHAVIOR	560
<i>W. J. Liu, M. F. Li, S. H. Xu, Q. Zhang, Y. H. Zhu, K. L. Pey, H. L. Hu, Z. X. Shen, X. Zou, J. L. Wang, J. Wei, H. L. Zhu, H. Y. Yu</i>	
23.4 IMPACTS OF GRAPHENE/SIO₂ INTERACTION ON FET MOBILITY AND RAMAN SPECTRA IN MECHANICALLY EXFOLIATED GRAPHENE FILMS	564
<i>K. Nagashio, T. Yamashita, J. Fujita, T. Nishimura, K. Kita, A. Toriumi</i>	
23.5 RF PERFORMANCE OF PRE-PATTERNED LOCALLY-EMBEDDED-BACK-GATE GRAPHENE DEVICE	568
<i>J. Lee, H. J. Chung, H. Shin, J. Heo, H. Yang, S. H. Lee, S. Seo, J. Shin, U. I. Chung, I. Yoo, K. Kim</i>	
23.6 GIGAHERTZ AMBIPOLAR FREQUENCY MULTIPLIER BASED ON CVD GRAPHENE	572
<i>H. Wang, A. Hsu, K. K. Kim, J. Kong, T. Palacios</i>	

SESSION 26: PROCESS TECHNOLOGY – ADVANCED SOURCE/DRAIN AND CHANNEL ENGINEERING

26.1 LOW-RESISTIVE AND HOMOGENOUS NIPT-SILICIDE FORMATION USING ULTRA-LOW TEMPERATURE ANNEALING WITH MICROWAVE SYSTEM FOR 22NM-NODE CMOS AND BEYOND	576
<i>T. Yamaguchi, Y. Kawasaki, T. Yamashita, Y. Yamamoto, Y. Goto, J. Tsuchimoto, S. Kudo, K. Maekawa, M. Fujisawa, K. Asai</i>	

26.2 ULTRA-LOW SERIES RESISTANCE W/ERSI₂/N⁺-SI AND W/PD₂SI/P⁺-SI S/D ELECTRODES FOR ADVANCED CMOS PLATFORM.....	580
<i>R. Kuroda, H. Tanaka, Y. Nakao, A. Teramoto, N. Miyamoto, S. Sugawa, T. Ohmi</i>	
26.3 CONTACT RESISTANCE REDUCTION TO FINFET SOURCE/DRAIN USING DIELECTRIC DIPOLE MITIGATED SCHOTTKY BARRIER HEIGHT TUNING.....	584
<i>B. E. Coss, C. Smith, W. Y. Loh, K. J. Chung, P. Majhi, R. M. Wallace, J. Kim, R. Jammy</i>	
26.4 ATOMIC-LAYER-DEPOSITED LAALO₃/SRTIO₃ ALL OXIDE FIELD-EFFECT TRANSISTORS.....	588
<i>L. Dong, Y. Q. Liu, M. Xu, Y. Q. Wu, R. Colby, E. A. Stach, R. Droopad, R. G. Gordon, P. D. Ye</i>	
26.5 RELIABLE SINGLE ATOM DOPING AND DISCRETE DOPANT EFFECTS ON TRANSISTOR PERFORMANCE.....	592
<i>T. Shinada, M. Hori, Y. Ono, K. Taira, A. Komatsubara, T. Tanii, T. Endoh, I. Ohdomari</i>	
26.6 SELF-ALIGNED METAL SOURCE/DRAIN INXGAI-XAS N-MOSFETS USING NI-INGAAS ALLOY.....	596
<i>S. H. Kim, M. Yokoyama, N. Taoka, R. Iida, S. Lee, R. Nakane, Y. Urabe, N. Miyata, T. Yasuda, H. Yamada, N. Fukuhara, M. Hata, M. Takenaka, S. Takagi</i>	

SESSION 27: CMOS DEVICES AND TECHNOLOGY – ADVANCED HIGH-K METAL GATE SOC AND H

27.1 HIGH PERFORMANCE 22/20NM FINFET CMOS DEVICES WITH ADVANCED HIGH-K/METAL GATE SCHEME.....	600
<i>C. C. Wu, D. W. Lin, A. Keshavarzi, C. H. Huang, C. T. Chan, C. H. Tseng, C. L. Chen, C. Y. Hsieh, K. Y. Wong, M. L. Cheng, T. H. Li, Y. C. Lin, L. Y. Yang, C. P. Lin, C. S. Hou, H. C. Lin, J. L. Yang, K. F. Yu, M. J. Chen, T. H. Hsieh, Y. C. Peng, C. H. Chou, C. J. Lee, C. W. Huang, C. Y. Lu, F. K. Yang, H. K. Chen, L. W. Weng, P. C. Yen, S. H. Wang, S. W. Chang, S. W. Chuang, T. C. Gan, T. L. Wu, T. Y. Lee, W. S. Huang, Y. J. Huang, Y. W. Tseng, C. M. Wu, Eric Ou. Yang, K. Y. Hsu, L. T. Lin, S. B. Wang, T. M. Kwok, C. C. Su, C. H. Tsai, M. J. Huang, H. M. Lin, A. S. Chang, S. H. Liao, L. S. Chen, J. H. Chen, P. S. Lim, X. F. Yu, S. Y. Ku, Y. B. Lee, P. C. Hsieh, P. W. Wang, Y. H. Chiu, S. S. Lin, H. J. Tao, M. Cao, Y. J. Mii</i>	
27.2 RF CMOS TECHNOLOGY SCALING IN HIGH-K/METAL GATE ERA FOR RF SOC (SYSTEM-ON-CHIP) APPLICATIONS.....	604
<i>C. H. Jan, M. Agostinelli, H. Deshpande, M. A. El. Tanani, W. Hafez, U. Jalan, L. Janbay, M. Kang, H. Lakdawala, J. Lin, Y. L. Lu, S. Mudanai, J. Park, A. Rahman, J. Rizk, W. K. Shin, K. Soumyanath, H. Tashiro, C. Tsai, P. Vandervoorn, J. Y. Yeh, P. Bai</i>	
27.3 COST EFFECTIVE 28NM LP SOC TECHNOLOGY OPTIMIZED WITH CIRCUIT/DEVICE/PROCESS CO-DESIGN FOR SMART MOBILE DEVICES.....	608
<i>P. R. Chidambaram, C. Gan, S. Sengupta, L. Ge, Y. Chen, S. Yang, P. Liu, J. Wang, M. Yang, C. Teng, Y. Du, P. Patel, P. Kamal, R. Bucki, F. Vang, A. Datta, K. Bellur, S. Yoon, N. Chen, A. Thean, M. Han, E. Terzioglu, X. Zhang, J. Fischer, M. Sani, B. Flederbach, G. Yeap</i>	
27.4 CONTEXT DEPENDENT EFFECTS ON LF(1/F) NOISE IN ADVANCED CMOS DEVICES.....	612
<i>P. Srinivasan, O. Olubuyide, Y. S. Choi, A. Marshall</i>	
27.5 A 0.039UM² HIGH PERFORMANCE EDRAM CELL BASED ON 32NM HIGH-K/METAL SOI TECHNOLOGY.....	616
<i>N. Butt, K. McStay, A. Cestero, H. Ho, W. Kong, S. Fang, R. Krishnan, B. Khan, A. Tessier, W. Davies, S. Lee, Y. Zhang, J. Johnson, S. Rombawa, R. Takalkar, A. Blauberg, K. V. Hawkins, J. Liu, S. Rosenblatt, P. Goyal, S. Gupta, J. Ervin, Z. Li, S. Galis, J. Barth, M. Yin, T. Weaver, J. Li, S. Narasimha, P. Parries, W. Henson, N. Robson, T. Kirihata, M. Chudzik, E. Maciejewski, P. Agnello, S. Stiffler, S. Iyer</i>	

SESSION 28: CHARACTERIZATION, RELIABILITY, AND YIELD – RTN AND MEMORY

28.1 HYSTERETIC DRAIN-CURRENT BEHAVIOR DUE TO RANDOM TELEGRAPH NOISE IN SCALED-DOWN FETS WITH HIGH-κ/METAL-GATE STACKS.....	620
<i>H. Miki, N. Tega, Z. Ren, C. P. D'Emic, Y. Zhu, D. J. Frank, M. A. Guillorn, D. G. Park, W. Haensch, K. Torii</i>	
28.2 RANDOM TELEGRAPH NOISE IN 45-NM CMOS: ANALYSIS USING AN ON-CHIP TEST AND MEASUREMENT SYSTEM.....	624
<i>S. Realov, K. L. Shepard</i>	
28.3 STATISTICAL CHARACTERIZATION OF TRAP POSITION, ENERGY, AMPLITUDE AND TIME CONSTANTS BY RTN MEASUREMENT OF MULTIPLE INDIVIDUAL TRAPS.....	628
<i>T. Nagumo, K. Takeuchi, T. Hase, Y. Hayashi</i>	

28.4 GENERIC LEARNING OF TDDB APPLIED TO RRAM FOR IMPROVED UNDERSTANDING OF CONDUCTION AND SWITCHING MECHANISM THROUGH MULTIPLE FILAMENTS	632
<i>R. Degraeve, P. Roussel, L. Goux, D. Wouters, J. Kittl, L. Altimime, M. Jurczak, G. Groeseneken</i>	
28.5 ELECTRON TRAPPING EFFECT ON THE SWITCHING BEHAVIOR OF CONTACT RRAM DEVICES THROUGH RANDOM TELEGRAPH NOISE ANALYSIS	636
<i>Y. H. Tseng, W. C. Shen, C. E. Huang, C. J. Lin, Y. C. King</i>	
28.6 THE IMPACT OF HOLE-INDUCED ELECTROMIGRATION ON THE CYCLING ENDURANCE OF PHASE CHANGE MEMORY	640
<i>M. H. Lee, R. Cheek, C. F. Chen, Y. Zhu, J. Bruley, F. H. Baumann, Y. H. Shih, E. K. Lai, M. Breitwisch, A. Schrott, S. Raoux, E. A. Joseph, H. Y. Cheng, J. Y. Wu, H. L. Lung, C. Lam</i>	

SESSION 29: MEMORY TECHNOLOGY – PHASE CHANGE MEMORY AND 3-DIMENSIONAL MEMORY

29.1 N-DOPED GETE AS PERFORMANCE BOOSTER FOR EMBEDDED PHASE-CHANGE MEMORIES	644
<i>A. Fantini, V. Sousa, L. Perniola, E. Gourvest, J. C. Bastien, S. Maitrejean, S. Braga, N. Pashkov, A. Bastard, B. Hyot, A. Roule, A. Persico, H. Feldis, C. Jahan, J. F. Nodin, D. Blachier, A. Toffoli, G. Reimbold, F. Fillot, F. Pierre, R. Annunziata, D. Benshael, P. Mazoyer, C. Vallee, T. Billon, J. Hazart, B. De Salvo, F. Boulanger</i>	
29.2 PHASE CHANGE MEMORY LINE CONCEPT FOR EMBEDDED MEMORY APPLICATIONS	648
<i>K. Attenborough, G. A. M. Hurkx, R. Delhougne, J. Perez, M. T. Wang, T. C. Ong, L. Tran, D. Roy, D. J. Gravesteijn, M. J. Van Duuren</i>	
29.3 TEMPERATURE- AND TIME-DEPENDENT CONDUCTION CONTROLLED BY ACTIVATION ENERGY IN PCM	652
<i>D. Fugazza, D. Ielmini, G. Montemurro, A. L. Lacaita</i>	
29.4 VOLTAGE POLARITY EFFECTS IN GST-BASED PHASE CHANGE MEMORY: PHYSICAL ORIGINS AND IMPLICATIONS	656
<i>A. Padilla, G. W. Burr, K. Virwani, A. Debunne, C. T. Rettner, T. Topuria, P. M. Rice, B. Jackson, D. Dupouy, A. J. Kellock, R. M. Shelby, K. Gopalakrishnan, R. S. Shenoy, B. N. Kurdi</i>	
29.5 DEVICE, CIRCUIT AND SYSTEM-LEVEL ANALYSIS OF NOISE IN MULTI-BIT PHASE-CHANGE MEMORY	660
<i>G. F. Close, U. Frey, M. Breitwisch, H. L. Lung, C. Lam, C. Hagleitner, E. Eleftheriou</i>	
29.6 THREE-DIMENSIONAL 4F² RRAM CELL WITH CMOS LOGIC COMPATIBLE PROCESS	664
<i>C. H. Wang, Y. H. Tsai, K. C. Lin, M. F. Chang, Y. C. King, C. J. Lin, S. S. Sheu, Y. S. Chen, H. Y. Lee, F. T. Chen, M. J. Tsai</i>	
29.7 NOVEL 3-DIMENSIONAL DUAL CONTROL-GATE WITH SURROUNDING FLOATING-GATE (DC-SF) NAND FLASH CELL FOR 1TB FILE STORAGE APPLICATION	668
<i>S. Whang, K. Lee, D. Shin, B. Kim, M. Kim, J. Bin, J. Han, S. Kim, B. Lee, Y. Jung, S. Cho, C. Shin, H. Yoo, S. Choi, K. Hong, S. Aritome, S. Park, S. Hong</i>	

SESSION 30: QUANTUM, POWER, AND COMPOUND SEMICONDUCTOR DEVICES – ULTRA HIGH SP

30.1 220GHZ F_T AND 400GHZ F_{MAX} IN 40-NM GAN DH-HEMTS WITH RE-GROWN OHMIC	672
<i>K. Shinohara, A. Corrión, D. Regan, I. Milosavljevic, D. Brown, S. Burnham, P. J. Willadsen, C. Butler, A. Schmitz, D. Wheeler, A. Fung, M. Micovic</i>	
30.2 ADVANCED GATE TECHNOLOGIES FOR STATE-OF-THE-ART F_T IN ALGAN/GAN HEMTS	676
<i>J. W. Chung, T. W. Kim, T. Palacios</i>	
30.3 100GHZ DEPLETION-MODE Ga₂O₃/GAN SINGLE NANOWIRE MOSFET BY PHOTO-ENHANCED CHEMICAL OXIDATION METHOD	680
<i>J. W. Yu, Y. R. Wu, J. J. Huang, L. H. Peng</i>	
30.4 HIGH-PERFORMANCE MONOLITHICALLY-INTEGRATED E/D MODE INALN/ALN/GAN HEMTS FOR MIXED-SIGNAL APPLICATIONS	684
<i>Y. Tang, P. Saunier, R. Wang, A. Ketterson, X. Gao, S. Guo, G. Snider, D. Jena, H. Xing, P. Fay</i>	

30.5 SIGE HBT TECHNOLOGY WITH F_T/F_{MAX} OF 300 GHZ/500 GHZ AND 2.0 PS CML GATE DELAY	688
<i>B. Heinemann, R. Barth, D. Bolze, J. Drews, G. G. Fischer, A. Fox, O. Fursenko, T. Grabolla, U. Haak, D. Knoll, R. Kurps, M. Lisker, S. Marschmeyer, H. Rücker, D. Schmidt, J. Schmidt, M. A. Schubert, B. Tillack, C. Wipf, D. Wolansky, Y. Yamamoto</i>	
30.6 50-NM E-MODE IN_{0.7}GA_{0.3}AS PHEMTS ON 100-MM INP SUBSTRATE WITH $F_{MAX} > 1$ THZ	692
<i>D. H. Kim, J. Del Alamo, P. Chen, W. Ha, M. Urteaga, B. Brar</i>	
30.7 60 NM SELF-ALIGNED-GATE INGAAS HEMTS WITH RECORD HIGH-FREQUENCY CHARACTERISTICS	696
<i>T. W. Kim, D. H. Kim, J. Del Alamo</i>	

SESSION 31: DISPLAYS, SENSORS, AND MEMS-PV AND ENERGY HARVESTING

31.1 NOVEL 140° C HYBRID THIN FILM SOLAR CELL/TRANSISTOR TECHNOLOGY WITH 9.6% CONVERSION EFFICIENCY AND 1.1 CM²/V-S ELECTRON MOBILITY FOR LOW-TEMPERATURE SUBSTRATES	700
<i>C. H. Shen, J. M. Shieh, H. C. Kuo, J. Y. Huang, W. H. Huang, C. W. Hsu, Y. H. Lin, H. Y. Chiu, H. Y. Jhan, B. T. Dai, C. T. Lee, C. L. Pan, C. Hu, F. L. Yang</i>	
31.2 BOOSTING SHORT CIRCUIT CURRENT WITH RATIONALLY DESIGNED PERIODIC SI NANOPILLAR SURFACE TEXTURING FOR THIN FILM SOLAR CELL	704
<i>S. M. Wong, H. Y. Yu, Y. L. Li, J. S. Li, F. Wang, M. F. Yang, N. Singh, P. G. Q. Lo, D. L. Kwong</i>	
31.3 ABOVE-CMOS A-SI AND CIGS SOLAR CELLS FOR POWERING AUTONOMOUS MICROSYSTEMS	708
<i>J. Lu, W. Liu, C. H. M. Van Der Werf, A. Y. Kovalgin, Y. Sun, R. E. I. Schropp, J. Schmitz</i>	
31.4 VERSATILE SILICON PHOTODIODE DETECTOR TECHNOLOGY FOR SCANNING ELECTRON MICROSCOPY WITH HIGH-EFFICIENCY SUB-5 KEV ELECTRON DETECTION	712
<i>A. Sakic, L. K. Nanver, G. Van Veen, K. Kooijman, P. Vogelsang, T. L. M. Scholtes, W. De Boer, W. H. A. Wien, S. Milosavljevic, C. T. H. Heerkens, T. Knezevic, I. Spee</i>	
31.5 A CMOS-COMPATIBLE PIEZOELECTRIC VIBRATION ENERGY SCAVENGER BASED ON THE INTEGRATION OF BULK PZT FILMS ON SILICON	716
<i>E. E. Aktakka, R. L. Peterson, K. Najafi</i>	
31.6 INTEGRATION OF ORGANIC PHOTOVOLTAIC AND THERMOELECTRIC HYBRID MODULE FOR ENERGY HARVESTING APPLICATIONS	720
<i>T. Suzuki, K. Yoshikawa, S. Momose</i>	

SESSION 32: MODELING AND SIMULATION – SIMULATION OF NON-SILICON MATERIALS AND DEVICES

32.1 LOW-FIELD MOBILITY AND HIGH-FIELD DRIFT VELOCITY IN GRAPHENE NANORIBBONS AND GRAPHENE BILAYERS	724
<i>M. Bresciani, A. Paussa, P. Palestri, D. Esseni, L. Selmi</i>	
32.2 FULL BAND ASSESSMENT OF PHONON-LIMITED MOBILITY IN GRAPHENE NANORIBBONS	728
<i>A. Betti, G. Fiori, G. Iannaccone</i>	
32.3 COMPUTATIONAL STUDY OF GRAPHENE NANORIBBON FETS FOR RF APPLICATIONS	732
<i>I. Imperiale, S. Bonsignore, A. Gnudi, E. Gnani, S. Reggiani, G. Baccarani</i>	
32.4 HIGH ON-OFF RATIO BILAYER GRAPHENE COMPLEMENTARY FIELD EFFECT TRANSISTORS	736
<i>K. Majumdar, K. V. R. M. Murali, N. Bhat, F. Xia, Y. M. Lin</i>	
32.5 MULTI-SCALE SIMULATIONS OF PARTIALLY UNZIPPED CNT HETERO-JUNCTION TUNNELING FIELD EFFECT TRANSISTOR	740
<i>L. Leem, A. Srivastava, S. Li, B. Magyari Köpe, G. Iannaccone, J. S. Harris, G. Fiori</i>	
32.6 GAAS: GAP STATE PASSIVATION AT INTERFACES AND SURFACES	744
<i>J. Robertson, L. Lin</i>	

SESSION 33: PROCESS TECHNOLOGY – NOVEL PROCESS TECHNOLOGIES

33.1 TEST CHIP FABRICATION WITH EXTREME ULTRAVIOLET LITHOGRAPHY FOR HIGH-VOLUME MANUFACTURING..... 748
I. Mori, H. Aoyama

33.2 EXPERIMENTAL DEMONSTRATION OF APERIODIC PATTERNS OF DIRECTED SELF-ASSEMBLY BY BLOCK COPOLYMER LITHOGRAPHY FOR RANDOM LOGIC CIRCUIT LAYOUT..... 752
L. W. Chang, X. Bao, C. Bencher, H. S. P. Wong

33.3 A NOVEL CYLINDER-TYPE MIM CAPACITOR IN POROUS LOW-K FILM (CAPL) FOR EMBEDDED DRAM WITH ADVANCED CMOS LOGICS..... 756
K. Hijioka, N. Inoue, I. Kume, J. Kawahara, N. Furutake, H. Shirai, T. Itoh, T. Ogura, K. Kazama, Y. Yamamoto, Y. Kasama, H. Katsuyama, K. Manabe, H. Yamamoto, S. Saito, T. Hase, Y. Hayashi

33.4 ULTRA-HIGH DENSITY CARBON NANOTUBES ON AL-CU FOR ADVANCED VIAS 760
J. Dijon, H. Okuno, M. Fayolle, T. Vo, J. Pontcharra, D. Acquaviva, D. Bouvet, A. M. Ionescu, C. S. Esconjauregui, B. Capraro, E. Quesnel, J. Robertson

33.5 HIGH RELIABILITY 32 NM CU/ULK BEOL BASED ON PVD CUMN SEED, AND ITS EXTENDIBILITY 764
T. Nogami, T. Bolom, A. Simon, B. Y. Kim, C. K. Hu, K. Tsumura, A. Madan, F. Baumann, Y. Wang, P. Flaitz, C. Parks, P. Dehaven, R. Davis, M. Zaitz, B. St. Lawrence, R. Murphy, L. Tai, S. Molis, S. H. Rhee, T. Usui, C. Cabral Jr., J. Maniscalco, L. Clevenger, B. Li, C. Christiansen, F. Chen, T. Lee, J. Schmatz, H. Shobha, F. Ito, T. Ryan, S. Nguyen, D. Canaperi, J. Arnold, S. Choi, S. Cohen, E. Liniger, H. Chen, S. Chen, T. Vo, J. Kelly, O. Straten, C. Penny, G. Bonilla, P. Kozlowski, T. Spooner, D. Edelstein

33.6 ADVANCED FLIP-CHIP PACKAGE PRODUCTION SOLUTION FOR 40NM/28NM TECHNOLOGY NODES..... 768
C. S. Chen, C. S. Liu, C. H. Lee, H. Y. Tsai, H. P. Pu, K. C. Hsu, H. J. Kuo, M. D. Cheng, C. Y. Wu, S. L. Chiu, K. C. Wu, H. W. Chen, C. W. Hsiao, C. H. Tung, M. J. Lii, D. C. H. Yu

SESSION 34: CMOS DEVICES AND TECHNOLOGY – ADVANCED FINFETS AND NANOWIRE FETS

34.1 A LOW OPERATING POWER FINFET TRANSISTOR MODULE FEATURING SCALED GATE STACK AND STRAIN ENGINEERING FOR 32/28NM SOC TECHNOLOGY 772
C. C. Yeh, C. S. Chang, H. N. Lin, W. H. Tseng, L. S. Lai, T. H. Perng, T. L. Lee, C. Y. Chang, L. G. Yao, C. C. Chen, T. M. Kuan, J. J. Xu, C. C. Ho, T. C. Chen, S. S. Lin, H. J. Tao, M. Cao, C. H. Chang, T. C. Ko, N. K. Chen, S. C. Chen, C. P. Lin, H. C. Lin, C. Chan, H. Lin, S. Yang, J. Sheu, C. Fu, S. Hung, F. Yuan, M. Shieh, C. Hu, C. Wann

34.2 STRAINED SIGE AND SI FINFETS FOR HIGH PERFORMANCE LOGIC WITH SIGE/SI STACK ON SOI..... 776
I. Ok, K. Akarvardar, S. Lin, M. Baykan, C. D. Young, P. Y. Hung, M. P. Rodgers, S. Bennett, H. O. Stamper, D. L. Franca, J. Yum, J. P. Nadeau, C. Hobbs, P. Kirsch, P. Majhi, R. Jammy

34.3 UNDERSTANDING OF SHORT-CHANNEL MOBILITY IN TRI-GATE NANOWIRE MOSFETS AND ENHANCED STRESS MEMORIZATION TECHNIQUE FOR PERFORMANCE IMPROVEMENT 780
M. Saitoh, Y. Nakabayashi, K. Ota, K. Uchida, T. Numata

34.4 EXPERIMENTAL STUDY ON CARRIER TRANSPORT LIMITING PHENOMENA IN 10 NM WIDTH NANOWIRE CMOS TRANSISTORS..... 784
K. Tachi, M. Cassé, S. Barraud, C. Dupré, A. Hubert, N. Vulliet, M. E. Faivre, C. Vizios, C. Carabasse, V. Delaye, J. M. Hartmann, H. Iwai, S. Cristoloveanu, O. Faynot, T. Ernst

34.5 INVESTIGATION OF HOLE MOBILITY IN GATE-ALL-AROUND SI NANOWIRE P-MOSFETS WITH HIGH-K/METAL-GATE: EFFECTS OF HYDROGEN THERMAL ANNEALING AND NANOWIRE SHAPE 788
P. Hashemi, J. T. Teherani, J. L. Hoyt

34.6 NEW OBSERVATIONS OF SUPPRESSED RANDOMIZATION IN LER/LWR OF SI NANOWIRE TRANSISTORS: EXPERIMENTS AND MECHANISM ANALYSIS 792
R. Wang, T. Yu, R. Huang, Y. Ai, S. Pu, Z. Hao, J. Zhuge, Y. Wang

SESSION 35: CHARACTERIZATION, RELIABILITY, AND YIELD-BACK-END SRAM AND ESD

35.1 INVESTIGATION ON TSV IMPACT ON 65NM CMOS DEVICES AND CIRCUITS..... 796
H. Chaabouni, M. Rousseau, P. Leduc, A. Farcy, R. El Farhane, A. Thuair, G. Haury, A. Valentian, G. Billiot, M. Assous, F. De Crecy, J. Cluzel, A. Toffoli, D. Bouchu, L. Cadix, T. Lacrevez, P. Ancey, N. Sillon, B. Flechet

35.2 A COMPREHENSIVE BREAKDOWN MODEL DESCRIBING TEMPERATURE DEPENDENT ACTIVATION ENERGY OF LOW- κ /EXTREME LOW- κ DIELECTRIC TDDB 800
M. N. Chang, R. Ranjan, Y. H. Lee, S. Y. Lee, C. S. Wang, J. R. Shih, C. C. Chiu, K. Wu

35.3 DIRECT VISUALIZATION OF ANOMALOUS-PHOSPHORUS DIFFUSION IN FAILURE-BIT GATES OF SRAM-LOAD PMOSFETS WITH HIGH-RESOLUTION SCANNING SPREADING RESISTANCE MICROSCOPY 804
L. Zhang, K. Hara, A. Kinoshita, T. Hashimoto, Y. Hayase, M. Kurihara, D. Hagishima, T. Ishikawa, S. Takeno

35.4 A QUANTITATIVE INQUISITION INTO ESD SENSITIVITY TO STRAIN IN NANOSCALE CMOS PROTECTION DEVICES..... 808
D. Sarkar, S. Thijs, D. Linten, C. Russ, H. Gossner, K. Banerjee

35.5 CHARGED DEVICE MODEL (CDM) ESD CHALLENGES FOR LATERALLY DIFFUSED NMOS (NLDMOS) SILICON CONTROLLED RECTIFIER (SCR) DEVICES FOR HIGH-VOLTAGE APPLICATIONS IN STANDARD LOW-VOLTAGE CMOS TECHNOLOGY 812
A. Griffoni, S. H. Chen, S. Thijs, D. Linten, M. Scholz, G. Groeseneken

SESSION 36: DISPLAYS, SENSORS, AND MEMS – BIOSENSORS AND MEMS

36.1 CMOS BIOSENSOR PLATFORM..... 816
F. Widdershoven, D. Van Steenwinckel, J. Überfeld, T. Merelle, H. Suy, F. Jedema, R. Hoofman, C. Tak, A. Sedzin, B. Cobelens, E. Sterckx, R. Van Der Werf, K. Verheyden, M. Kengen, F. Swartjes, F. Frederix

36.2 A NOVEL SMART NANOWIRE BIOSENSOR WITH HYBRID SENSOR/MEMORY/CMOS TECHNOLOGY 820
M. C. Chen, H. Y. Chen, C. Y. Lin, C. M. Tsai, C. F. Hsieh, J. T. Horng, J. T. Qiu, C. C. Huang, F. L. Yang

36.3 DESIGN AND FABRICATION OF A BIOMEDICAL LAB-ON-CHIP SYSTEM FOR SNP DETECTION IN DNA 824
M. Op De Beeck, W. De Malsche, M. Hiraoka, P. Fiorini, L. Zhang, J. Op De Beeck, B. Majeed, H. Tanaka, D. S. Tezcan, G. Desmet, D. Ueda, C. Van Hoof, I. Yamashita

36.4 A FAST AND LOW ACTUATION VOLTAGE MEMS SWITCH FOR MM-WAVE AND ITS INTEGRATION 828
A. Akiba, S. Mitarai, S. Morita, K. Ikeda, S. Kurth, S. Leidich, A. Bertz, M. Nowack, J. Froemel, T. Gessner

36.5 BICMOS EMBEDDED RF-MEMS SWITCH FOR ABOVE 90 GHZ APPLICATIONS USING BACKSIDE INTEGRATION TECHNIQUE..... 832
M. Kaynak, M. Wietstruck, R. Scholz, J. Drews, R. Barth, K. E. Ehwald, A. Fox, U. Haak, D. Knoll, F. Korndörfer, S. Marschmeyer, K. Schulz, C. Wipf, D. Wolansky, B. Tillack, K. Zoschke, T. Fischer, Y. S. Kim, J. S. Kim, W. G. Lee, J. W. Kim

36.6 A NEW CHARGE-TRAP-ENGINEERED MEMORY DEVICE WITH SILICON-OXIDE-NITRIDE-VACUUM-SILICON (SONVAS) STRUCTURE FOR LTPS-TFT-BASED APPLICATIONS..... 836
T. C. Liao, C. Y. Wu, S. K. Chen, M. H. Yu, T. K. Kang, H. C. Cheng