

# **Advanced Metallization Conference 2010**

**Albany, New York, USA  
5-7 October 2010**

**ISBN: 978-1-61782-281-0**

**Printed from e-media with permission by:**

Curran Associates, Inc.  
57 Morehouse Lane  
Red Hook, NY 12571



**Some format issues inherent in the e-media version may also appear in this print version.**

Copyright© (2010) by SEMATECH  
All rights reserved.

Printed by Curran Associates, Inc. (2011)

For permission requests, please contact SEMATECH  
at the address below.

SEMATECH  
2706 Montopolis Drive  
Austin, Texas 78741

Phone: (512) 356-3500  
Fax: (512) 356-7848

[www.sematech.org](http://www.sematech.org)

**Additional copies of this publication are available from:**

Curran Associates, Inc.  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: 845-758-0400  
Fax: 845-758-2634  
Email: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

# TABLE OF CONTENTS

<b>Electrical and Reliability Characterization of CuMn Self Forming Barrier Interconnects on Low k CDO Dielectrics</b> .....	1
<i>Tejaswi Indukuri</i>	
<b>Isobutyl Silane Precursors for SiCH Low-k Cap Layer Beyond the 22 nm Node: Analysis of Film Structure for Compatibility of Lower k-value and High Barrier Properties</b> .....	3
<i>Hideharu Shimizu</i>	
<b>Bottom up deposition of advanced iPVD Cu process integrated with iPVD Ti and CVD Ru</b> .....	5
<i>Tadahiro Ishizaka</i>	
<b>A Robust Through-Silicon-Via (TSV) Middle Scheme for 3D Interconnects Technology</b> .....	7
<i>Kwangjin Moon</i>	
<b>Plasma-Enhanced Copper Seed Layer Deposition at Very Low Temperature by ALD</b> .....	9
<i>Vincent Omarjee</i>	
<b>Low k (k=3.0)/Cu Dual Damascene Process for Sub-40nm DRAM</b> .....	11
<i>Sang-Don Nam</i>	
<b>ULSI Copper and Silver Interconnect Microstructure Based Image Enhancement Algorithm</b> .....	13
<i>Pavel Livshits</i>	
<b>Performance Improvement of Cu Dual-Damascene Interconnects by Seed Layer Enhancement</b> .....	15
<i>Chi-Feng Lin</i>	
<b>Impact Of Increased Resistive Losses Of Metal Interconnects Upon ULSI Devices Reliability and Functionality</b> .....	17
<i>Pavel Livshits</i>	
<b>Modeling of TDDDB in Advanced Cu Interconnect Systems Under BTS Conditions</b> .....	19
<i>Petr Belsky</i>	
<b>Silicon Precursor Development for Advanced Barriers</b> .....	21
<i>Anu Mallikarjunan</i>	
<b>Co Capping Layers for Cu/Low-k Interconnects</b> .....	23
<i>Chih-Chao Yang</i>	
<b>The Evolution and Analysis of Electrical Percolation Threshold in Nanometer Scale Thin Seed Layer Deposited by Electroless Plating</b> .....	25
<i>Vadim Sabayev</i>	
<b>Effect of Low Electron Barrier Height Elements Addition on Nickel Silicide Contact Resistance for Advanced Cmos</b> .....	27
<i>Hung-Chang Hsu</i>	
<b>Synthesis and Characterization of Templated Si---based Nanowires for Electrical Transport</b> .....	29
<i>Jae Ho Lee</i>	
<b>AMC Albany Abstract - Air Liquide</b> .....	31
<i>Francois Doniat</i>	
<b>Internal Repair for Plasma Damaged Low-k Films by Methylating Chemical Vapor</b> .....	33
<i>Shuji Nagano</i>	
<b>A Comprehensive Study for Advanced In-situ Contact Dry Cleaning</b> .....	35
<i>T. C. Tsai</i>	
<b>Improved Barrier Properties of Ru/TaSiN Stack on NiSi/Si for Copper Contact Technology</b> .....	37
<i>Xin-Ping Qu</i>	
<b>Digitally Controllable RF MEMS Inductor</b> .....	39
<i>Atsushi Shirane</i>	
<b>Competitive and Cost Effective Copper/Low-k Interconnect (BEOL) for 28nm CMOS Technologies</b> .....	41
<i>Rod Augur</i>	
<b>Spacer Based Double Patterning Challenges and Solutions for 15nm node Logic Applications</b> .....	43
<i>Bencherki Mebarki</i>	
<b>Effective Cu Surface Pre-treatment for High-reliable 22nm-node Cu Dual Damascene Interconnects with High Plasma Resistant Ultra Low-k Dielectric (k=2.2)</b> .....	45
<i>Fuminori Ito</i>	
<b>Chemical Vapor Deposition of Ruthenium-phosphorus Alloy Films for Cu Interconnect Applications: Impact of the Phosphorus Source</b> .....	47
<i>John Ekerdt</i>	
<b>A Novel Chip-to-Wafer (C2W) Three-dimensional (3D) Integration Approach Using a Template for Precise Alignment</b> .....	49
<i>Qianwen Chen</i>	

<b>Plastic Relaxation during Thermal Loading in Advanced Cu Interconnects at Intermediate Temperatures: Implications for Stress-induced Voiding (SIV) in Advanced Interconnect Nodes</b> .....	51
<i>Rao Morusupalli</i>	
<b>Comparative Study of CVD TiN vs. ALD TiN for Contact Metallization in 32nm Node and Beyond</b> .....	53
<i>Valli Arunachalam</i>	
<b>Investigation of the Early Stages of Contact Metal Nucleation by Resistance Measurements Using Four Point Probe Technique</b> .....	57
<i>Shai Haimson</i>	
<b>Development of Electrochemical Copper Deposition Screening Methodologies for Next Generation Additive Selection</b> .....	59
<i>Kevin Ryan</i>	
<b>Influence of Thermal Cycles on the Silylation Process for Recovering K-value and Chemical Structure of Plasma Damaged Ultra-low-k Materials</b> .....	61
<i>Tobias Fischer</i>	
<b>Electromigration Performance of Lead-Free Solder Balls for Surface-Mount Packaging Applications</b> .....	63
<i>Christine Hau-Riege</i>	
<b>Electrical Evaluation of Ru-W(-N) and Ru-Ta(-N) films as Cu diffusion barriers</b> .....	65
<i>Henry Wojcik</i>	
<b>Mechanical Reliability Outlook of Ultra Low-k Dielectrics</b> .....	67
<i>Xiao Hu Liu</i>	
<b>Metallization Options for Sub- 30 nm Interconnects: Comparison of Cu and W Metallizations</b> .....	68
<i>Laureen Carbonell</i>	
<b>Titanium nitride as electrode for MOS Technology and Schoktty Diode</b> .....	70
<i>Lucas Petersen</i>	
<b>Low Resistivity Tungsten for 32 nm Technology Node MOL CAs and Beyond</b> .....	72
<i>Filippos Papadatos</i>	
<b>Processing and Moisture Effects on TDDB for Cu/ULK BEOL Structures</b> .....	74
<i>Eric Liniger</i>	
<b>New Generation of Reactive Pre-Clean Prior to Barrier Seed Deposition to Preserve ULK Integrity</b> .....	76
<i>David Galpin</i>	
<b>Experimental and Theoretical Investigation of Contacts Between Metal and Few-layer Graphene</b> .....	79
<i>A. R. Vaz</i>	
<b>Evolution of Stress Gradients in Cu Thin Films Induced by Capping Layers</b> .....	81
<i>Conal Murray</i>	
<b>Influence of Porosity on Electrical Properties of Low-k Dielectrics</b> .....	83
<i>Els Van Besien</i>	
<b>TiN/Titanium–Aluminum Oxynitride /Si as New Gate Structure for 3D MOS Technology</b> .....	85
<i>Juliana Miyoshi</i>	
<b>3D-Interconnect: Visualization of Extrusion and Voids Induced in Copper-Filled Through-Silicon Vias (TSVs) at Various Temperatures Using X-ray Microscopy</b> .....	87
<i>LayWai Kong</i>	
<b>Advanced W-CMP Process Development for CMOS Logic Fabrication at 28nm Technology Node and Beyond</b> .....	89
<i>Single Hsu</i>	
<b>Effects of Cu Surface Roughness on TDDB for Direct Polishing Ultra-Low K Dielectric Cu Interconnects at 40nm Technology Node and Beyond</b> .....	91
<i>Welch Lin</i>	
<b>Effect of Impurities and Microstructure of Cu Electroplating Films on Cu Interconnects Reliability Using CuAl Alloy Seed</b> .....	93
<i>Seiji Muranaka</i>	
<b>Process Development of High-k Metal Gate Aluminum CMP at 28nm Technology Node</b> .....	95
<i>Y. H. Hsien</i>	
<b>CMP Process Development for the Via-Middle 3D TSV Applications at 28nm Technology Node</b> .....	97
<i>W. C. Tsao</i>	
<b>Scaling Tungsten Contact Metal Formation for 28nm CMOS Logic Fabrication</b> .....	99
<i>Yiwei Chen</i>	
<b>Role of Impurity Segregation to Cu/Cap Interface and Grain Boundary on Resistivity and Electromigration in Cu/low-k interconnects</b> .....	101
<i>Shinji Yokogawa</i>	
<b>Effects of Post-etching Treatment (PET) onMolecular-pore-stacking (MPS)/Cu Interconnects for 28 nm-node and beyond</b> .....	103
<i>Daisuke Oshida</i>	

<b>Nipt Salicide Process Improvement for 28nm CMOS with Pt(10%) Additive</b> .....	105
<i>Jerander Lai</i>	
<b>Investigation of PVD TiN Process for 28nm Hi-K PMOS Effective Work Function Enhancement</b> .....	107
<i>James K Lin</i>	
<b>Orientation and Stress Mapping in Post-Annealed and in situ Heating of Cu Through-Silicon Via (TSV) Samples using Synchrotron-based X-ray Microdiffraction</b> .....	109
<i>Arief Suriadi Budiman</i>	
<b>Alkoxysilane Layers Compatible with Cu Deposition: Towards New Diffusion Barriers?</b> .....	111
<i>Paul-Henri Haumesser</i>	
<b>Copper Nanoparticles Generated in Situ in Imidazolium Based Ionic Liquids</b> .....	113
<i>Paul-Henri Haumesser</i>	
<b>Highly Corrosion Resistant Bright Silver Metallization Deposited from a Neutral Cyanide-free Solution</b> .....	115
<i>Nick Fishelson</i>	
<b>Radical Step Coverage Improvement in Directional Beam Target (DBT) Sputter</b> .....	117
<i>Young chun Park</i>	
<b>Copper Microstructure: Effect on Electromigration Void Evolution</b> .....	119
<i>Christian Witt</i>	
<b>A Comparative Study of the Performance and the Power Consumption of VLSI Circuits Based on Cu RIE and Cu Damascene Interconnect Technologies</b> .....	121
<i>Song Yuan</i>	
<b>Stress and Diffusion Resistance of Low Temperature CVD Dielectrics for Multi-TSVs on Bumpless Wafer-on-Wafer (WOW) Technology</b> .....	123
<i>H. Kitada</i>	
<b>Characterization of Local Strain around Through-Silicon Via Interconnects by Using X-ray Microdiffraction</b> .....	125
<i>Osamu Nakatsuka</i>	
<b>Formation of TSV for the Stacking of Advanced Logic Devices Utilizing Bumpless Wafer-on-Wafer Technology</b> .....	127
<i>Daniel L Diehl</i>	
<b>Electromigration of Cu Interconnects Under AC and DC Test Conditions</b> .....	129
<i>Roey Shaviv</i>	
<b>Investigation of Ru-Mn Alloys As Self Forming Barrier / Seed Layers</b> .....	131
<i>Henry Wojcik</i>	
<b>Synergistic combinations of dielectrics and metallization process technology to achieve 28nm interconnect performance targets</b> .....	133
<i>Andy Antonelli</i>	
<b>Hi-K/Metal Gate</b> .....	134
<i>Moshe Eisenberg</i>	
<b>Metallization Opportunities and Challenges for Future Back-End-of-the-Line Technology</b> .....	136
<i>Cyril Cabral</i>	
<b>Barrier-Seed Options for Advanced Interconnects From SFB to ALD</b> .....	138
<i>Florian Gstrein</i>	
<b>Ultimate Limits of Conventional Barriers and Liners-Implications for the Extendibility of Copper Metallization</b> .....	139
<i>Eric Eisenbraun</i>	
<b>An Application Driven Roadmap for 3D Technology</b> .....	140
<i>Marshal Pol</i>	
<b>Deterministic Assembly of Functionalized Nanowires for Biosensors</b> .....	141
<i>Theresa Mayer</i>	
<b>All-solid-state Batteries: a Challenging Route Towards 3D-integration</b> .....	143
<i>Peter Notten</i>	
<b>Challenges in Green Nanoelectronics: Growing Expectations for Tsukuba Innovation Arena</b> .....	145
<i>N. Yokoyama</i>	
<b>Intel Growth Strategy</b> .....	147
<i>T. Abe</i>	
<b>Integration of EUV Patterned Interconnects</b> .....	149
<i>S. Demuyneck</i>	
<b>Improvement in Electrical Properties of Carbon Nanotube Via Interconnects</b> .....	152
<i>M. Katagiri</i>	
<b>Iridium Nanocrystal Thin Film Transistor Nonvolatile Memory with Asymmetric Tunnel Barrier</b> .....	154
<i>T.-L. Lu</i>	

<b>Novel Slurry Injector Device for Chemical Mechanical Planarization</b> .....	156
<i>A. Meled</i>	
<b>Electrochemical Etching of Ru Film Using an NH<sub>4</sub>Cl Solution with Neutral pH</b> .....	158
<i>L. Yang</i>	
<b>Study of Cu-Inhibitor State for Post-CMP Cleaning</b> .....	160
<i>K. Harada</i>	
<b>SiC-CMP Characteristics under High Pressure Gas Atmospheres Using Manganese Slurry</b> .....	161
<i>T. Hasegawa</i>	
<b>Cu CMP Process Control by Using Optical CD Measurement</b> .....	163
<i>H. Tsuchiyama</i>	
<b>Interconnect Process and Structure Toward 20 nm CMOS Generation and Beyond Featuring EUVL</b> .....	165
<i>N. Oda</i>	
<b>Analysis of Sidewall Damage Layer in Low-k Film Using the Interline Dielectric Capacitance Measurements</b> .....	167
<i>T. Furuhashi</i>	
<b>Effects of Post-etching Treatment (PET) on Molecular-pore-stacking (MPS)/Cu Interconnects for 28 nm-node and beyond</b> .....	169
<i>D. Oshida</i>	
<b>Future of PECVD and Spin on low-k Materials</b> .....	171
<i>G. Dubois</i>	
<b>Structure-Modification Model of Porogen-Based Porous SiOC Film with UV Curing</b> .....	173
<i>Y. Oka</i>	
<b>Comparison of Restoration Effects between UV and Plasma-assisted Process</b> .....	175
<i>A. Nakano</i>	
<b>Patterning Integration Choices for High Performance Interconnects</b> .....	177
<i>Ruth Brain</i>	
<b>Breakthrough Reduction of Low-k Damage with Cryoplasma Ashing</b> .....	180
<i>F. Iacopi</i>	
<b>Enhancement of RIE Plasma Resistance of Porous Silica Low-k Films</b> .....	182
<i>M. Hirakawa</i>	
<b>Damage-inducing Mechanism in Low-k Films due to VUV, UV Radiation, Radical and Ion in Etching and Ashing Plasma</b> .....	184
<i>K. Takeda</i>	
<b>Electrical Characteristics of Novel Non-porous Low-k Dielectric Fluorocarbon on Cu Interconnects for 22 nm Generation and Beyond</b> .....	186
<i>X. Gu</i>	
<b>In-situ Spectroscopic Ellipsometry in Supercritical CO<sub>2</sub> Solutions and Its Application to Low-k Thin Film Characterization</b> .....	188
<i>E. Kondoh</i>	
<b>Metallization for Integrated Circuits via Electroplating in Sc-CO<sub>2</sub> Emulsion</b> .....	190
<i>M. Sone</i>	
<b>Punch-through Process in the Sequence of Cu-Mn Deposition</b> .....	193
<i>M. Haneda</i>	
<b>Effect of Impurities and Microstructure of Cu Electroplating Films on Cu Interconnects Reliability Using CuAl Alloy Seed</b> .....	195
<i>S. Muranaka</i>	
<b>Comparison of Process Options for Improving Electromigration in 28 nm Node Technologies and beyond</b> .....	197
<i>O. Aubel</i>	
<b>CVD Cobalt as an Enhancement Layer to Improve Cu/Low-k Interconnect Performance</b> .....	199
<i>H. Lee</i>	
<b>Effect of Chemical Reaction on Cu Alloy/TaN Interfacial Toughness</b> .....	201
<i>S. Ikemoto</i>	
<b>An RF-MEMS Tunable Capacitor Using Quadruple Series Capacitor Structure and Brittle Material Springs</b> .....	203
<i>H. Yamazaki</i>	
<b>Digitally Controllable RF MEMS Inductor</b> .....	205
<i>A. Shirane</i>	
<b>3DIC TSV Stacking - Challenges and Opportunities</b> .....	N/A
<i>S.-P. Jeng</i>	
<b>R&amp;D of Functionally Innovative 3D-Integrated Circuit Technology 2010</b> .....	N/A
<i>M. Kada</i>	

<b>Invited (TBD)</b> .....	N/A
<i>T. K. Ku</i>	
<b>New Generation of Cost-effective Seedless Technologies for Through Silicon Vias</b> .....	207
<i>C. Truzzi</i>	
<b>3D Integration Technology using Bumpless Wafer on Wafer (WOW) Stacking</b> .....	209
<i>T. Nakamura</i>	
<b>Overview on 3D IC Packaging Technology Trend</b> .....	N/A
<i>K. C. Yee</i>	
<b>TSV Technology for 3D Reconfigurable Chip (3D FlexChip)</b> .....	212
<i>K. Takeda</i>	
<b>Formation and Evaluation of Electroless Barrier Films for High Aspect Ratio Through-Si Vias</b> .....	214
<i>H. Miyake</i>	
<b>Investigation of Total Thickness Variation for Wafer Stack Varied with Bonding Pressure and Adhesive Polymer Uniformity</b> .....	216
<i>K. Sakamoto</i>	
<b>Trend of Flash Memory and 3 Dimensional Technology</b> .....	218
<i>R. Shiota</i>	
<b>Formation of TSV for the Stacking of Advanced Logic Devices Utilizing Bumpless Wafer-on-Wafer Technology</b> .....	221
<i>D. Diehl</i>	
<b>High Speed Copper CMP Slurry for TSV Application Based on AFM Analysis</b> .....	223
<i>J. Amanokura</i>	
<b>Bottom-up Deposition of Advanced iPVD Cu Process Integrated with iPVD Ti and CVD Ru</b> .....	225
<i>T. Ishizaka</i>	
<b>Chemical Vapor Deposition of Copper Using Very Low-cost Cu (I) Precursor</b> .....	227
<i>I. Gunji</i>	
<b>Prediction of Stress Induced Voiding Lifetime in Cu Damascene Interconnect by Computer Aided Vacancy Migration Analysis</b> .....	229
<i>H. Shigeyama</i>	
<b>The Mechanical Properties of Nanocrystal Copper Thin Film</b> .....	231
<i>K. S. Angkhirasakhp</i>	
<b>Self-annealing at Room Temperature of Copper Electroplating by Additive Free Bath</b> .....	233
<i>E. Shinada</i>	
<b>Mechanism Verification on the Electrochemical Migration of Fine Cu Wiring</b> .....	236
<i>D. Komatsu</i>	
<b>Improved Step Coverage of Cu Seed Layers by Magnetic Field Assisted Ionized Sputtering</b> .....	238
<i>Y. Sakamoto</i>	
<b>Radical Step Coverage Improvement in Directional Beam Target (DBT) Sputter</b> .....	240
<i>J. T. Kim</i>	
<b>Structural and Electrical Characteristics of Cu-Mn/SiOC/Si</b> .....	242
<i>S. M. Chung</i>	
<b>Thermal Performance of a New Cu Alloy Film for Advanced Interconnects</b> .....	243
<i>C. H. Lin</i>	
<b>Characteristics of ZrN<sub>x</sub> Films Prepared by Radical Reaction of Sputtered Zr</b> .....	246
<i>M. Sato</i>	
<b>Plasma-enhanced Atomic Layer Deposition of TaC<sub>x</sub> films Using a New Ta Precursor and H<sub>2</sub> Plasma; Applications to Diffusion Barrier for Cu Metallization and Metal Gate for NMOS</b> .....	248
<i>T.-H. Kim</i>	
<b>Atomic Layer Deposition of Thin VN<sub>x</sub> Film from TDEAV Precursor</b> .....	250
<i>M.B. Takeyama</i>	
<b>Atomic Layer Deposition of Novel Ru-Al-O Thin Films for Seedless Copper Electroplating Applications</b> .....	252
<i>T.-H. Cheon</i>	
<b>Improvement of the Performance of Ru Diffusion Barrier against Cu by Incorporating Very Thin WN<sub>x</sub> Thin Films for Cu Metallization</b> .....	254
<i>W. Sari</i>	
<b>Formation of Palladium Silicide Thin Layers on Si (110) Substrates</b> .....	256
<i>R. Suryana</i>	
<b>Chemical Vapor Deposition of Nanocarbon on Electroless Ni-B Alloy Catalyst</b> .....	258
<i>T. Tanaka</i>	
<b>GeSbTe Composition in Minute Hole Filled by Chemical Vapor Deposition for Phase Change Memory</b> .....	260
<i>H. Machida</i>	

<b>Magnetic Properties of Fe-Pt Alloy Films Electrodeposited from a Bath Containing a Trivalent Iron Salt</b> .....	262
<i>T. Kamo</i>	
<b>A Study on Electrical Etching Methods on the Surface of an Ag Nanowire for Detecting Ammonia Vapor</b> .....	264
<i>J. Kwon</i>	
<b>Highly Hermetic Barrier Low-k SiC (k&lt;3.5) by Using New Precursor for 28 nm-Node Devices and beyond</b> .....	266
<i>C. Kobayashi</i>	
<b>First Evaluation of New Advanced SOG 2.0 Low-k Material</b> .....	268
<i>E.A. Smirnov</i>	
<b>Influence of the UV Cure on Advanced PECVD low k Materials</b> .....	270
<i>P. Verdonck</i>	
<b>BEOL Reliability Improvement by Enhancing Porous SiCOH Dielectric's Mechanical Strength without Increasing RC Delay for 45 nm and beyond</b> .....	272
<i>B.-S. Tsai</i>	
<b>A Wafer-level Reliability Evaluation of the Cu/Low-k Wiring</b> .....	274
<i>H. Kawakami</i>	
<b>Slurry Supplying Method for Large Quartz Glass Substrate Polishing</b> .....	276
<i>P. Khajornrungruang</i>	
<b>Characteristics of Silicon CMP Performed in Various High Pressure Atmospheres, - Development of a New Double-side Simultaneous CMP Machine Housed in a High Pressure Chamber -</b> .....	278
<i>K. Kitamura</i>	
<b>Development on Original End Point Detection Utilizing Eddy Current Variation by Skin Effect in Chemical Mechanical Polishing</b> .....	280
<i>T. Fujita</i>	
<b>Tribological and Kinetic Characterization of 300-mm Copper Chemical Mechanical Planarization Process</b> .....	282
<i>Z. Han</i>	
<b>CMP Characteristic on Crystal Orientations of Single-crystal Si and High-precision Planarization of Poly-Si</b> .....	284
<i>S. Yoshiura</i>	
<b>Effect of Temperature on Pad Surface Contact Area in Chemical Mechanical Planarization</b> .....	286
<i>Y. Jiao</i>	
<b>Electrochemical Reactions during Ru CMP and Safety Considerations</b> .....	288
<i>S. Shima</i>	
<b>Disappearance of Barrier Metal during Cu CMP Processing and Its Mechanism</b> .....	290
<i>H. Asano</i>	
<b>The Studies of Ru-CMP Process Development for 22 nm Node and Beyond</b> .....	292
<i>T. Nomura</i>	
<b>Study on Sapphire Chemical Mechanical Polishing using Mixed Abrasive Slurry with Fullerenol</b> .....	294
<i>K. Suzuki</i>	
<b>Semiconductor Device Cleaning with Liquid Aerosol Nozzle using Rotary Atomizer Method</b> .....	296
<i>Y. Seike</i>	
<b>Application of Novel Ultrasonic Cleaning Equipment Using Waveguide Mode for Single-Wafer Cleaning Process</b> .....	298
<i>K. Suzuki</i>	
<b>Tribological Effects of Brush Scrubbing in Post-CMP Cleaning on the Electrical Characteristics in the Novel Non-porous Low-k Dielectric on Cu Interconnects</b> .....	300
<i>X. Gu</i>	
<b>Evaluation of Cu-CMP Corrosion Caused by Different Density Pattern Connection</b> .....	302
<i>K. Okutani</i>	
<b>New Corrosion Inhibitor for Post Cu-CMP Cleaning Solution</b> .....	304
<i>Y. Murakami</i>	
<b>Diamond Conditioner Microwear Effect on Pad Surface Height Distribution in Tungsten Chemical Mechanical Polishing</b> .....	306
<i>Y. Yamada</i>	
<b>Quantification of Asperity's Conditions on Pad Surface with Diamond Conditioner</b> .....	N/A
<i>K. Kadomura</i>	
<b>Investigation of Effects of CMP Conditioner Aggressiveness on Oxide and Cu Wafer Removal Rates</b> .....	308
<i>T. Hwang</i>	
<b>Author Index</b>	