

2011 16th Asia and South Pacific Design Automation Conference

(ASP-DAC 2011)

**Yokohama, Japan
25-28 January 2011**



**IEEE Catalog Number: CFP11ASP-PRT
ISBN: 978-1-4244-7515-5**

TABLE OF CONTENTS

Analog Circuit Verification by Statistical Model Checking	1
<i>Ying-Chih Wang, Anvesh Komuravelli, Paolo Zuliani, Edmund M. Clarke</i>	
FSM Model Abstraction for Analog/Mixed-Signal Circuits by Learning from I/O Trajectories	7
<i>Chenjie Gu, Jaijeet Roychowdhury</i>	
A Structured Parallel Periodic Arnoldi Shooting Algorithm for RF-PSS Analysis based on GPU Platforms	13
<i>Xue-Xin Liu, Hao Yu, Jacob Relles, Sheldon X.-D. Tan</i>	
Hierarchical Exact Symbolic Analysis of Large Analog Integrated Circuits By Symbolic Stamps	19
<i>Hui Xu, Guoyong Shi, Xiaopeng Li</i>	
Geometry Variations Analysis of TiO₂ Thin-Film and Spintronic Memristors	25
<i>Miao Hu, Hai Li, Yiran Chen, Xiaobin Wang, Robinson E. Pino</i>	
AdaMS: Adaptive MLC/SLC Phase-Change Memory Design for File Storage	31
<i>Xiangyu Dong, Yuan Xie</i>	
System Accuracy Estimation of SRAM-based Device Authentication	37
<i>Joonsoo Kim, Joonsoo Lee, Jacob A. Abraham</i>	
On-Chip Hybrid Power Supply System for Wireless Sensor Nodes	43
<i>Wulong Liu, Yu Wang, Wei Liu, Yuchun Ma, Yuan Xie, Huazhong Yang</i>	
A Moment-Matching Scheme for the Passivity-Preserving Model Order Reduction of Indefinite Descriptor Systems with Possible Polynomial Parts	49
<i>Zheng Zhang, Qing Wang, Ngai Wong, Luca Daniel</i>	
Balanced Truncation for Time-Delay Systems Via Approximate Gramians	55
<i>Xiang Wang, Qing Wang, Zheng Zhang, Quan Chen, Ngai Wong</i>	
Efficient Sensitivity-Based Capacitance Modeling for Systematic and Random Geometric Variations	61
<i>Yu Bi, P. Harpe, N. P. Van Der Meijs</i>	
Parallel Statistical Capacitance Extraction of On-Chip Interconnects with an Improved Geometric Variation Model	67
<i>Wenjian Yu, Chao Hu, Wangyang Zhang</i>	
A H.264/MPEG-2 Dual Mode Video Decoder Chip Supporting Temporal/Spatial Scalable Video	73
<i>Cheng-An Chien, Yao-Chang Yang, Hsiu-Cheng Chang, Jia-Wei Chen, Cheng-Yen Chang, Jiun-In Guo, Jinn-Shyan Wang, Ching-Hwa Cheng</i>	
A Gate-level Pipelined 2.97GHz Self Synchronous FPGA in 65nm CMOS	75
<i>Benjamin Devlin, Makoto Ikeda, Kunihiko Asada</i>	
A 4.32 mm² 170mW LDPC Decoder in 0.13μm CMOS for WiMax/Wi-Fi Applications	77
<i>Dan Bao, Chuan Wu, Yan Ying, Yun Chen, Xiao Yang Zeng</i>	
All-Digital PMOS and NMOS Process Variability Monitor Utilizing Buffer Ring with Pulse Counter	79
<i>Jaehyun Jeong, Tetsuya Izuka, Toru Nakura, Makoto Ikeda, Kunihiko Asada</i>	
Jitter Amplifier for Oscillator-Based True Random Number Generator	81
<i>Takehiko Amaki, Masanori Hashimoto, Takao Onoye</i>	
A 65nm Flip-Flop Array to Measure Soft Error Resiliency against High-Energy Neutron and Alpha Particles	83
<i>J. Furuta, C. Hamanaka, K. Kobayashi, H. Onodera</i>	
Dual-Phase Pipeline Circuit Design Automation with a Built-in Performance Adjusting Mechanism	85
<i>Yu-Tzu Tsai, Cheng-Chih Tsai, Cheng-An Chien, Ching-Hwa Cheng, Jiun-In Guo</i>	
Geysler-2: The second Prototype CPU with Fine-grained Run-time Power Gating	87
<i>L. Zhao, D. Ikebuchi, Y. Saito, M. Kamata, N. Seki, Y. Kojima, H. Amano, S. Koyama, T. Hashida, Y. Umahashi, D. Masuda, K. Usami, K. Kimura, M. Namiki, S. Takeda, H. Nakamura, M. Kondo</i>	
An Implementation of an Asynchronous FPGA Based on LEDR/Four-Phase-Dual-Rail Hybrid Architecture	89
<i>Yoshiya Komatsu, Shota Ishihara, Masanori Hariyama, Michitaka Kameyama</i>	
Design and Chip Implementation of a Heterogeneous Multi-core DSP	91
<i>Shuming Chen, Xiaowen Chen, Yi Xu, Jianghua Wan, Jianzhuang Lu, Xiangyuan Liu, Shenggang Chen</i>	
A Low-Power Management Technique for High-Performance Domino Circuits	93
<i>Yu-Tzu Tsai, Cheng-Chih Tsai, Cheng-An Chien, Ching-Hwa Cheng, Jiun-In Guo</i>	
Design and Evaluation of Variable Stages Pipeline Processor Chip	95
<i>Tomoyuki Nakabayashi, Takahiro Sasaki, Kazuhiko Ohno, Toshio Kondo</i>	

TurboVG: A HW/SW Co-Designed Multi-Core OpenVG Accelerator for Vector Graphics Applications with Embedded Power Profiler	97
<i>Shuo-Hung Chen, Hsiao-Mei Lin, Ching-Chou Hsieh, Chih-Tsun Huang, Jing-Jia Liou, Yeh-Ching Chung</i>	
Design and Implementation of a High Performance Closed-Loop MIMO Communications with Ultra Low Complexity Handset	99
<i>Yu-Han Yuan, Wei-Ming Chen, Hsi-Pin Ma</i>	
A 58-63.6GHz Quadrature PLL Frequency Synthesizer Using Dual-Injection Technique	101
<i>Ahmed Musa, Rui Murakami, Takahiro Sato, Win Chaivipas, Kenichi Okada, Akira Matsuzawa</i>	
An Ultra-Low-Voltage LC-VCO with a Frequency Extension Circuit for Future 0.5-V Clock Generation	103
<i>Wei Deng, Kenichi Okada, Akira Matsuzawa</i>	
A 32Gbps Low Propagation Delay 4x4 Switch IC for Feedback-Based System in 0.13μm CMOS Technology	105
<i>Yu-Hao Hsu, Yang-Syu Lin, Ching-Te Chiu, Jen-Ming Wu, Shuo-Hung Hsu, Fan-Ta Chen, Min-Sheng Kao, Wei-Chih Lai, Yarsun Hsu.</i>	
A Fully Integrated Shock Wave Transmitter with an On-Chip Dipole Antenna for Pulse Beam-Formability in 0.18-μm CMOS	107
<i>Nguyen Ngoc Mai Khanh, Masahiro Sasaki, Kunihiro Asada</i>	
An On-Chip Characterizing System for Within-Die Delay Variation Measurement of Individual Standard Cells in 65-nm CMOS	109
<i>Xin Zhang, Koichi Ishida, Makoto Takamiya, Takayasu Sakurai</i>	
Robust and Efficient Baseband Receiver Design for MB-OFDM UWB System	111
<i>Wen Fan, Chiu-Sing Choy</i>	
A 95-nA, 523ppm/$^{\circ}$C, 0.6μW CMOS Current Reference Circuit with Subthreshold MOS Resistor Ladder	113
<i>Yuji Osaki, Tetsuya Hirose, Nobutaka Kuroki, Masahiro Numa</i>	
A 80-400 MHz 74 dB-DR Gm-C Low-Pass Filter with a Unique Auto-Tuning System	115
<i>Ting Gao, Wei Li, Ning Li, Junyan Ren</i>	
An Adaptively Biased Low-Dropout Regulator with Transient Enhancement	117
<i>Chenchang Zhan, Wing-Hung Ki</i>	
A Low-Power Triple-Mode Sigma-Delta DAC for Reconfigurable (WCDMA/TD-SCDMA/GSM) Transmitters	119
<i>Dong Qiu, Ting Yi, Zhiliang Hong</i>	
A Simple Non-coherent Solution to the UWB-IR Communication	121
<i>Mohiuddin Hafiz, Nobuo Sasaki, Kentaro Kimoto, Takamaro Kikkawa</i>	
Thermally Optimal Stop-Go Scheduling of Task Graphs with Real-Time Constraints	123
<i>Pratyush Kumar, Lothar Thiele</i>	
Register Allocation for Write Activity Minimization on Non-volatile Main Memory	129
<i>Yazhi Huang, Tiantian Liu, Chun Jason Xue</i>	
Leakage Conscious DVS Scheduling for Peak Temperature Minimization	135
<i>Vivek Chaturvedi, Gang Quan</i>	
Reconfiguration-aware Real-Time Scheduling under QoS Constraint	141
<i>Hessam Kooti, Deepak Mishra, Eli Bozorgzadeh</i>	
Template-based Memory Access Engine for Accelerators in SoCs	147
<i>Bin Li, Zhen Fang, Ravi Iyer</i>	
Realization and Performance Comparison of Sequential and Weak Memory Consistency Models in Network-on-Chip based Multi-core Systems	154
<i>Abdul Naeem, Xiaowen Chen, Zhonghai Lu, Axel Jantsch</i>	
Network-on-Chip Router Design with Buffer-Stealing	160
<i>Wan-Ting Su, Jih-Sheng Shen, Pao-Ann Hsiung</i>	
Minimizing Buffer Requirements for Throughput Constrained Parallel Execution of Synchronous Dataflow Graph	165
<i>Tae-Ho Shin, Hyunok Oh, Soonhoi Ha</i>	
A Fast Approximation Technique for Power Grid Analysis	171
<i>Mysore Sriram</i>	
Equivalent Lumped Element Models for Various n-Port Through Silicon Vias Networks	176
<i>Khaled Salah, Hani Ragai, Yehea Ismail, Alaa El Rouby</i>	
Clock Tree Optimization for Electromagnetic Compatibility (EMC)	184
<i>Xuchu Hu, Matthew R. Guthaus</i>	
Pulser Gating: A Clock Gating of Pulsed-Latch Circuits	190
<i>Sangmin Kim, Inhak Han, Seungwhun Paik, Youngsoo Shin</i>	

Circuit Design Challenges in Embedded Memory and Resistive RAM (RRAM) for Mobile SoC and 3D-IC	197
<i>Meng-Fan Chang, Pi-Feng Chiu, Shyh-Shyuan Sheu</i>	
Emerging Sensing Techniques for Emerging Memories	204
<i>Yiran Chen, Hai Li</i>	
A Frequent-Value Based PRAM Memory Architecture	211
<i>Guangyu Sun, Dimin Niu, Jin Ouyang, Yuan Xie</i>	
Two-Terminal Resistive Switches (Memristors) for Memory and Logic Applications	217
<i>Wei Lu, Kuk-Hwan Kim, Ting Chang, Siddharth Gaba</i>	
Co-design of Cyber-Physical Systems via Controllers with Flexible Delay Constraints	225
<i>Dip Goswami, Reinhard Schneider, Samarjit Chakraborty</i>	
Enhanced Heterogeneous Code Cache Management Scheme for Dynamic Binary Translation	231
<i>Ang-Chih Hsieh, Chun-Cheng Liu, Tingting Hwang</i>	
Fast Hybrid Simulation for Accurate Decoded Video Quality Assessment on MPSoC Platforms with Resource Constraints	237
<i>Deepak Gangadharan, Samarjit Chakraborty, Roger Zimmermann</i>	
On the Interplay of Loop Caching, Code Compression, and Cache Configuration	243
<i>Marisha Rawlins, Ann Gordon-Ross</i>	
Path Criticality Computation in Parameterized Statistical Timing Analysis	249
<i>Jaeyong Chung, Jinjun Xiong, Vladimir Zolotov, Jacob A. Abraham</i>	
Run-Time Adaptable On-Chip Thermal Triggers	255
<i>Pratyush Kumar, David Atienza</i>	
Rethinking Thermal Via Planning with Timing-Power-Temperature Dependence for 3D ICs	261
<i>Kan Wang, Yuchun Ma, Sheqin Dong, Yu Wang, Xianlong Hong, Jason Cong</i>	
The Impact of Inverse Narrow Width Effect on Sub-threshold Device Sizing	267
<i>Jun Zhou, Senthil Jayapal, Jan Stuyt, Jos Huisken, Harmke De Groot</i>	
Post-silicon Bug Detection for Variation Induced Electrical Bugs	273
<i>Ming Gao, Peter Lisherness, Kwang-Ting (Tim) Cheng</i>	
Diagnosis-assisted Supply Voltage Configuration to Increase Performance Yield of Cell-Based Designs	279
<i>Jing-Jia Liou, Ying-Yen Chen, Chun-Chia Chen, Chung-Yen Chien, Kuo-Li Wu</i>	
Run-Time Adaptive Performance Compensation using On-chip Sensors	285
<i>Masanori Hashimoto</i>	
The Alarms Project: A Hardware/Software Approach to Addressing Parameter Variations	291
<i>David Brooks</i>	
Automatic Formal Verification of Reconfigurable DSPs	293
<i>Miroslav N. Velez, Ping Gao</i>	
SoC HW/SW Verification and Validation	297
<i>Chung-Yang (Ric) Huang, Yu-Fan Yin, Chih-Jen Hsu, Thomas B. Huang, Ting-Mao Chang</i>	
Utilizing High Level Design Information to Speed Up Post-silicon Debugging	301
<i>Masahiro Fujita</i>	
From RTL to Silicon: The Case for Automated Debug	306
<i>Andreas Veneris, Brian Keng, Sean Safarpour</i>	
Multi-Core Parallel Simulation of System-Level Description Languages	311
<i>Rainer Domer, Weiwei Chen, Xu Han, Andreas Gerstlauer</i>	
Variation-aware Logic Mapping for Crossbar Nano-architectures	317
<i>Masoud Zamani, Mehdi B. Tahoori</i>	
Routing with Graphene Nanoribbons	323
<i>Tan Yan, Qiang Ma, Scott Chilstedt, Martin D. F. Wong, Deming Chen</i>	
ILP-Based Inter-Die Routing for 3D Ics	330
<i>Chia-Jen Chang, Pao-Jen Huang, Tai-Chen Chen, Chien-Nan Jimmy Liu</i>	
CELONCEL: Effective Design Technique for 3-D Monolithic Integration Targeting High Performance Integrated Circuits	336
<i>Shashikanth Bobba, Ashutosh Chakraborty, Olivier Thomas, Perrine Batude, Thomas Ernst, Olivier Faynot, David Z. Pan, Giovanni De Micheli</i>	
OPAL: A Multi-Layer Hybrid Photonic NoC for 3D Ics	345
<i>Sudeep Pasricha, Shirish Bahirat</i>	
Enabling Quality-of-Service in Nanophotonic Network-on-Chip	351
<i>Jin Ouyang, Yuan Xie</i>	
Vertical Interconnects Squeezing in Symmetric 3D Mesh Network-on-Chip	357
<i>Cheng Liu, Lei Zhang, Yinhe Han, Xiaowei Li</i>	

Power-efficient Tree-based Multicast Support for Networks-on-Chip	363
<i>Wenmin Hu, Zhonghai Lu, Axel Jantsch, Hengzhu Liu</i>	
Area-Efficient FPGA Logic Elements: Architecture and Synthesis	369
<i>Jason H. Anderson, Qiang Wang</i>	
Selectively Patterned Masks: Structured ASIC with Asymptotically ASIC Performance	376
<i>Donkyu Baek, Insup Shin, Seungwhun Paik, Youngsoo Shin</i>	
A Robust ECO Engine by Resource-Constraint-Aware Technology Mapping and Incremental Routing Optimization	382
<i>Shao-Lun Huang, Chi-An Wu, Kai-Fu Tang, Chang-Hong Hsu, Chung-Yang (Ric) Huang</i>	
SETmap: A Soft Error Tolerant Mapping Algorithm for FPGA Designs with Low Power	388
<i>Chi-Chen Peng, Chen Dong, Deming Chen</i>	
All-out Fight against Yield Losses by Design-manufacturing Collaboration in Nano-lithography Era	395
<i>Soichi Inoue, Sachiko Kobayashi</i>	
EUV Lithography: Prospects and Challenges	402
<i>Sam Sivakumar</i>	
Future Electron-Beam Lithography and Implications on Design and CAD Tools	403
<i>Jack J. H. Chen, Faruk Krecinic, Jen-Hom Chen, Raymond P. S. Chen, Burn J. Lin</i>	
Exploration of VLSI CAD Researches for Early Design Rule Evaluation	405
<i>Chul-Hong Park, David Z. Pan, Kevin Lucas</i>	
Handling Dynamic Frequency Changes in Statically Scheduled Cycle-Accurate Simulation	407
<i>Marius Gligor, Frederic Petrot</i>	
Coarse-grained Simulation Method for Performance Evaluation a of Shared Memory System	413
<i>Ryo Kawahara, Kenta Nakamura, Kouichi Ono, Takeo Nakada, Yoshifumi Sakamoto</i>	
T-SPaCS – A Two-Level Single-Pass Cache Simulation Methodology	419
<i>Wei Zang, Ann Gordon-Ross</i>	
Fast Data-Cache Modeling for Native Co-Simulation	425
<i>Héctor Posadas, Luis Díaz, Eugenio Villar</i>	
On the Design and Analysis of Fault Tolerant NoC Architecture Using Spare Routers	431
<i>Yung-Chang Chang, Ching-Te Chiu, Shih-Yin Lin, Chung-Kai Liu</i>	
A Resilient On-chip Router Design Through Data Path Salvaging	437
<i>Cheng Liu, Lei Zhang, Yinhe Han, Xiaowei Li</i>	
NS-FTR: A Fault Tolerant Routing Scheme for Networks on Chip with Permanent and Runtime Intermittent Faults	443
<i>Sudeep Pasricha, Yong Zou</i>	
A Thermal-aware Application Specific Routing Algorithm for Network-on-Chip Design	449
<i>Zhilang Qian, Chiiying Tsui</i>	
An Efficient Hybrid Engine to Perform Range Analysis and Allocate Integer Bit-widths for Arithmetic Circuits	455
<i>Yu Pang, Katarzyna Radecka, Zeljko Zilic</i>	
Register Pressure Aware Scheduling for High Level Synthesis	461
<i>Rami Beidas, Wai Sum Mong, Jianwen Zhu</i>	
Parallel Cross-Layer Optimization of High-Level Synthesis and Physical Design	467
<i>James Williamson, Yinghai Lu, Li Shang, Hai Zhou, Xuan Zeng</i>	
Network Flow-based Simultaneous Retiming and Slack Budgeting for Low Power Design	473
<i>Bei Yu, Sheqin Dong, Yuchun Ma, Tao Lin, Yu Wang, Song Chen, Satoshi Goto</i>	
Managing Complexity in Design Debugging with Sequential Abstraction and Refinement	479
<i>Brian Keng, Andreas Veneris</i>	
Facilitating Unreachable Code Diagnosis and Debugging	485
<i>Hong-Zu Chou, Kai-Hui Chang, Sy-Yen Kuo</i>	
Deterministic Test for the Reproduction and Detection of Board-Level Functional Failures	491
<i>Hongxia Fang, Zhiyuan Wang, Xinli Gu, Krishnendu Chakrabarty</i>	
Equivalence Checking of Scheduling with Speculative Code Transformations in High-Level Synthesis	497
<i>Chi-Hui Lee, Che-Hua Shih, Juinn-Dar Huang, Jing-Yang Jou</i>	
An Optimal Algorithm for Allocation, Placement, and Delay Assignment of Adjustable Delay Buffers for Clock Skew Minimization in Multi-Voltage Mode Designs	503
<i>Kyuong-Hwan Lim, Taewhan Kim</i>	
On Applying Erroneous Clock Gating Conditions to Further Cut Down Power	509
<i>Tak-Kei Lam, Xiaoqing Yang, Wai-Chung Tang, Yu-Liang Wu</i>	
Low Power Discrete Voltage Assignment Under Clock Skew Scheduling	515
<i>Li Li, Jian Sun, Yinghai Lu, Hai Zhou, Xuan Zeng</i>	
A Practical Method for Multi-Domain Clock Skew Optimization	521
<i>Yanling Zhi, Hai Zhou, Xuan Zeng</i>	

Efficient Multi-Layer Obstacle-Avoiding Preferred Direction Rectilinear Steiner Tree Construction	527
<i>Jia-Ru Chuang, Jai-Ming Lin</i>	
Cut-Demand Based Routing Resource Allocation and Consolidation for Routability Enhancement	533
<i>Fong-Yuan Chang, Sheng-Hsiung Chen, Ren-Song Tsay, Wai-Kei Mak</i>	
Negotiation-Based Layer Assignment for Via Count and Via Overflow Minimization	539
<i>Wen-Hao Liu, Yih-Lang Li</i>	
Wire Synthesizable Global Routing for Timing Closure	545
<i>Michael D. Moffitt, C. N. Sze</i>	
Biological Information Sensing Technologies for Medical, Health Care, and Wellness Applications	551
<i>Masaharu Imai, Yoshinori Takeuchi, Keishi Sakanushi, Hirofumi Iwato</i>	
Ultra-Low Power Microcontrollers for Portable, Wearable, and Implantable Medical Electronics	556
<i>Srinivasa R. Sridhara</i>	
Human++: Wireless Autonomous Sensor Technology for Body Area Networks	561
<i>Valer Pop, R. De Francisco, H. Pflug, J. Santana, H. Visser, R. Vullers, H. De Groot, B. Gyselinckx</i>	
Healthcare of an Organization: Using Wearable Sensors and Feedback System for Energizing Workers	567
<i>Koji Ara, Tomoaki Akitomi, Nobuo Sato, Satomi Tsuji, Miki Hayakawa, Yoshihiro Wakisaka, Norio Ohkubo, Rieko Otsuka, Fumiko Beniyama, Norihiko Moriwaki, Kazuo Yano</i>	
A Polynomial-Time Custom Instruction Identification Algorithm Based on Dynamic Programming	573
<i>Junwhan Ahn, Imyong Lee, Kiyoung Choi</i>	
Exploring the Fidelity-Efficiency Design Space using Imprecise Arithmetic	579
<i>Jiawei Huang, John Lach</i>	
Throughput Optimization for Latency-Insensitive System with Minimal Queue Insertion	585
<i>Juinn-Dar Huang, Yi-Hang Chen, Ya-Chien Ho</i>	
A Fast and Effective Dynamic Trace-based Method for Analyzing Architectural Performance	591
<i>Yi-Siou Chen, Lih-Yih Chiou, Hsun-Hsiang Chang</i>	
Controlling NBTI Degradation during Static Burn-in Testing	597
<i>Ashutosh Chakraborty, David Z. Pan</i>	
A Fine-Grained Technique of NBTI-Aware Voltage Scaling and Body Biasing for Standard Cell Based Designs	603
<i>Yongho Lee, Taewhan Kim</i>	
NBTI-Aware Power Gating Design	609
<i>Ming-Chao Lee, Yu-Guang Chen, Ding-Kei Huang, Shih-Chieh Chang</i>	
Robust Power Gating Reactivation By Dynamic Wakeup Sequence Throttling	615
<i>Tung-Yeh Wu, Shih-Hsin Hu, Jacob A. Abraham</i>	
Robust Clock Tree Synthesis with Timing Yield Optimization for 3D-ICs	621
<i>Jae-Seok Yang, Jiwoo Pak, Xin Zhao, Sung Kyu Lim, David Z. Pan</i>	
Track Routing Optimizing Timing and Yield	627
<i>X. Gao, L. Macchiarulo</i>	
Simultaneous Redundant Via Insertion and Line End Extension for Yield Optimization	633
<i>Shing-Tung Lin, Kuang-Yao Lee, Ting-Chi Wang, Cheng-Kok Koh, Kai-Yuan Chao</i>	
Pruning-based Trace Signal Selection Algorithm	639
<i>Kang Zhao, Jinian Bian</i>	
Temporal and Spatial Isolation in a Virtualization Layer for Multi-core Processor based Information Appliances	645
<i>Tatsuo Nakajima, Yuki Kinebuchi, Hiromasa Shimada, Alexandre Courbot, Tsung-Han Lin</i>	
Mathematical Limits of Parallel Computation for Embedded Systems	653
<i>Jason Loew, Jesse Elwell, Dmitry Ponomarev, Patrick H. Madden</i>	
An Enhanced Leakage-Aware Scheduler for Dynamically Reconfigurable FPGAs	661
<i>Jen-Wei Hsieh, Yuan-Hao Chang, Wei-Li Lee</i>	
Power Management Strategies in Data Transmission	668
<i>Tiefei Zhang, Ying-Jheng Chen, Che-Wei Chang, Chuan-Yue Yang, Tei-Wei Kuo, Tianzhou Chen</i>	
Robust Spatial Correlation Extraction with Limited Sample via L1-Norm Penalty	677
<i>Mingzhi Gao, Zuochang Ye, Dajie Zeng, Yan Wang, Zhiping Yu</i>	
Device-Parameter Estimation with On-chip Variation Sensors Considering Random Variability	683
<i>Ken-Ichi Shinkai, Masanori Hashimoto</i>	
Accounting for Inherent Circuit Resilience and Process Variations in Analyzing Gate Oxide Reliability	689
<i>Jianxin Fang, Sachin S. Sapatnekar</i>	
Variation-Tolerant and Self-Repair Design Methodology for Low Temperature Polycrystalline Silicon Liquid Crystal and Organic Light Emitting Diode Displays	695
<i>Chih-Hsiang Ho, Chao Lu, Debabrata Mohapatra, Kaushik Roy</i>	

A Physical-Location-Aware Fault Redistribution for Maximum IR-Drop Reduction	701
<i>Fu-Wei Chen, Shih-Liang Chen, Yung-Sheng Lin, Tingting Hwang</i>	
On the Impact of Gate Oxide Degradation on SRAM Dynamic and Static Write-ability	707
<i>Vikas Chandra, Robert Aitken</i>	
A Self-Testing and Calibration Method for Embedded Successive Approximation Register ADC.....	713
<i>Xuan-Lun Huang, Ping-Ying Kang, Hsiu-Ming (Sherman) Chang, Jiun-Lang Huang, Yung-Fa Chou, Yung-Pin Lee, Ding-Ming Kwai, Cheng-Wen Wu</i>	
On-chip Dynamic Signal Sequence Slicing for Efficient Post-Silicon Debugging.....	719
<i>Yeonbok Lee, Takeshi Matsumoto, Masahiro Fujita</i>	
AVS-Aware Power-Gate Sizing for Maximum Performance and Power Efficiency of Power-Constrained Processors	725
<i>Abhishek Sinkar, Nam Sung Kim</i>	
Energy/Reliability Trade-offs in Fault-Tolerant Event-Triggered Distributed Embedded Systems.....	731
<i>Junhe Gan, Flavius Gruian, Paul Pop, Jan Madsen</i>	
Profile Assisted Online System-Level Performance and Power Estimation for Dynamic Reconfigurable Embedded Systems	737
<i>Jingqing Mu, Roman Lysecky</i>	
Battery-Aware Task Scheduling in Distributed Mobile Systems with Lifetime Constraint.....	743
<i>Jiayin Li, Meikang Qiu, Jian-Wei Niu, Tianzhou Chen</i>	
Advanced System LSIs for Home 3D System	749
<i>Takao Suzuki</i>	
Development of Low Power and High Performance Application Processor (T6G) for Multimedia Mobile Applications.....	755
<i>Yoshiyuki Kitasho, Yu Kikuchi, Takayoshi Shimazawa, Yasuo Ohara, Masafumi Takahashi, Yoshio Masubuchi, Yukihito Oowaki</i>	
Design Constraint of Fine Grain Supply Voltage Control LSI	760
<i>Atsuki Inoue</i>	
FPGA Prototyping using Behavioral Synthesis for Improving Video Processing Algorithm and FHD TV SoC Design	766
<i>Masaru Takahashi</i>	
An RTL-to-GDS2 Design Methodology for Advanced System LSI.....	770
<i>Nobuyuki Nishiguchi</i>	
High Performance Lithographic Hotspot Detection using Hierarchically Refined Machine Learning	775
<i>Duo Ding, Andres J. Torres, Fedor G. Pikus, David Z. Pan</i>	
Rapid Layout Pattern Classification	781
<i>Jen-Yi Wu, Fedor G. Pikus, Andres Torres, Malgorzata Marek-Sadowska</i>	
Mask Cost Reduction with Circuit Performance Consideration for Self-Aligned Double Patterning	787
<i>Hongbo Zhang, Yuelin Du, Martin D. F. Wong, Kai-Yuan Chao</i>	
Post-Routing Layer Assignment for Double Patterning.....	793
<i>Jian Sun, Yinghai Lu, Hai Zhou, Xuan Zeng</i>	
Fault Simulation and Test Generation for Clock Delay Faults.....	799
<i>Yoshinobu Higami, Hiroshi Takahashi, Shin-Ya Kobayashi, Kewal K. Saluja</i>	
Compression-Aware Capture Power Reduction for At-Speed Testing	806
<i>Jia Li, Qiang Xu, Dong Xiang</i>	
Fault Diagnosis Aware ATE Assisted Test Response Compaction.....	812
<i>J. M. Howard, S. M. Reddy, I. Pomeranz, B. Becker</i>	
Secure Scan Design Using Shift Register Equivalents against Differential Behavior Attack.....	818
<i>Hideo Fujiwara, Katsuya Fujiwara, Hideo Tamamoto</i>	
An Efficient Algorithm of Adjustable Delay Buffer Insertion for Clock Skew Minimization in Multiple Dynamic Supply Voltage Designs.....	825
<i>Kuan-Yu Lin, Hong-Ting Lin, Tsung-Yi Ho</i>	
An Integer Programming Placement Approach to FPGA Clock Power Reduction.....	831
<i>Alireza Rakhshanfar, Jason H. Anderson</i>	
Row-Based Area-Array I/O Design Planning in Concurrent Chip-Package Design Flow	837
<i>Ren-Jie Lee, Hung-Ming Chen</i>	
A Provably Good Approximation Algorithm for Rectangle Escape Problem with Application to PCB Routing	843
<i>Qiang Ma, Hui Kong, Martin D. F. Wong, Evangeline F. Y. Young</i>	

Author Index