

2011 24th International Conference on VLSI Design

(VLSI Design 2011)

**Chennai, India
2-7 January 2011**



**IEEE Catalog Number: CFP11041-PRT
ISBN: 978-1-61284-327-8**

2011 24th Annual Conference on VLSI Design

VLSID 2011

Table of Contents

Message from the General Chairs.....	xi
Message from the Program Chairs.....	xii
Conference Steering Committee.....	xiv
Conference Committee.....	xv
Reviewers: Track Chairs and Sub-committee	
Members—VLSI 2011.....	xvii
Reviewers—VLSI 2011.....	xxi
VLSI Design 2010—Best Paper Awards.....	xxiv
VLSI Design Conference History.....	xxv
Embedded Systems Design Conference History.....	xxvi
VLSI Design 2011 Keynote Speakers.....	xxvii
Keynote Talk 1.....	xxviii
Keynote Talk 2.....	xxix
Keynote Talk 3.....	xxx
Keynote Talk 4.....	xxxi
Keynote Talk 5.....	xxxii
Keynote Talk 6.....	xxxiv
Banquet Talk.....	xxxv
Keynote Talk 7.....	xxxvi

VLSI Design 2011

4×2Gbps Source-Synchronous Transmitter in 45nm CMOS	1
<i>Anant S. Kamath, Vikas Sinha, and Sujoy Chakravarty</i>	
Self-Calibrating Equalizer for Optimal Jitter Performance Using On-chip Eye Monitoring	6
<i>Srinivasaraman Chandrasekaran, Kunal Desai, Arul Sendhil, and William Ng</i>	

A New Double Data Rate(DDR) Dual-Mode Duobinary Transmitter Architecture	12
<i>Mrigank Sharad, Vijaya Sankara Rao P, and Pradip Mandal</i>	
An Approach to Tolerate Process Related Variations in Memristor-Based Applications	18
<i>Jeyavijayan Rajendran, Harika Maenm, Ramesh Karri, and Garrett S. Rose</i>	
A SOI EEPROM Based Configuration Cell with Simple Scrubbing Detection	24
<i>Kashfia Haque and Paul Beckett</i>	
Power Scalable Digital Baseband Architecture for IEEE 802.15.4	30
<i>Satyam Dwivedi, Bharadwaj Amrutur, and Navakanta Bhat</i>	
Evolution of Oscillation in a Quadrature Oscillator	36
<i>Diptendu Ghosh and Ranjit Gharpurey</i>	
Quadrature Error Compensation for Jitter Reduction in High Speed Clock and Data Recovery Circuits	41
<i>Kunal Desai and Vijay Krishna</i>	
A 1.8GHz Digital PLL in 65nm CMOS	47
<i>Biman Chattopadhyay, Anant S. Kamath, and Gopalkrishna Nayak</i>	
Auxiliary State Machines and Auxiliary Functions: Constructs for Extending AMS Assertions	52
<i>Subbankar Mukherjee and Pallab Dasgupta</i>	
Variation-Conscious Formal Timing Verification in RTL	58
<i>Jayanand Asok Kumar and Shobha Vasudevan</i>	
A Novel Learning Framework for State Space Exploration Based on Search State Extensibility Relation	64
<i>Mabeshwar Chandrasekar and Michael S. Hsiao</i>	
Improved Timing Windows Overlap Check Using Statistical Timing Analysis	70
<i>Sachin Shrivastava and Harindranath Parameswaran</i>	
An Automated Approach for Minimum Jitter Buffered H-Tree Construction	76
<i>Ayan Mandal, Nikhil Jayakumar, Kalyana Bollapalli, Sunil P. Khatri, and Rabi N. Mahapatra</i>	
Interconnected Tile Standing Wave Resonant Oscillator Based Clock Distribution Circuits	82
<i>Ayan Mandal, Vinay Karkala, Sunil P. Khatri, and Rabi N. Mahapatra</i>	
A SPICE Macromodel for the Analysis of Lossy Dispersive Coupled GaAs Interconnect Line System	88
<i>Bhaskar Gopalan</i>	
Statistical Simulation and Modeling of Nano-scale CMOS VCO Using Artificial Neural Network	94
<i>Sipra Mandal and Soumya Pandit</i>	

A Methodology for Automatic Transistor-Level Sizing of CMOS OpAmps	100
<i>Praveen K. Meduri and Shirshak K. Dbali</i>	
A Statistical Learning Based Modeling Approach and Its Application in Leakage Library Characterization	106
<i>M. Zhang, R. Häußler, M. Olbrich, H. Kinzelbach, and E. Barke</i>	
Cell Library Characterization at Low Voltage Using Non-linear Operating Point Analysis of Local Variations	112
<i>Rahul Rithe, Sharon Chou, Jie Gu, Alice Wang, Satyendra Datla, Gordon Gammie, Dennis Buss, and Anantha Chandrakasan</i>	
Accurate Estimation of Signal Currents for Reliability Analysis Considering Advanced Waveform-Shape Effects	118
<i>Palkesh Jain and Ankit Jain</i>	
Pseudo Concurrent Quad-Band LNA Operating in 900 MHz/1.8 GHz and 900 MHz/2.4 GHz Bands for Multi-standard Wireless Receiver	124
<i>Sambit Datta, Ashudeb Dutta, Kunal Datta, and Tarun Kanti Bhattacharyya</i>	
Extraction of Aspect Ratio for Non-Manhattan CMOS Devices	130
<i>Shiv Kumar, Vinay Chandratre, Sudheer K. Mohammed, and C.K. Pithawa</i>	
A Highly Stable Leakage-Based Silicon Physical Unclonable Functions	135
<i>Dinesh Ganta, Vignesh Vivekraj, Kanu Priya, and Leyla Nazhandali</i>	
Realizing Cycle Accurate Processor Memory Simulation via Interface Abstraction	141
<i>Su Myat Min, Jorgen Peddersen, and Sri Parameswaran</i>	
AcENoCs: A Configurable HW/SW Platform for FPGA Accelerated NoC Emulation	147
<i>Swapnil Lotlikar, Vinayak Pai, and Paul V. Gratz</i>	
A Library Development Framework for a Coarse Grain Reconfigurable Architecture	153
<i>Omer Malik, Ahmed Hemani, and Muhammad Ali Shami</i>	
A GPU Algorithm for IC Floorplanning: Specification, Analysis and Optimization	159
<i>Yiding Han, Koushik Chakraborty, Sanghamitra Roy, and Vilasita Kuntamukkala</i>	
Automated Physical Design of Microchip-Based Capillary Electrophoresis Systems	165
<i>Yi-Ling Hsieh and Tsung-Yi Ho</i>	
Layout-Aware Solution Preparation for Biochemical Analysis on a Digital Microfluidic Biochip	171
<i>Sudip Roy, Bhargab B. Bhattacharya, Partha P. Chakrabarti, and Krishnendu Chakrabarty</i>	
Dual Code Compression for Embedded Systems	177
<i>Kartik Shrivastava and Prabhat Mishra</i>	

A Scalable LDPC Decoder on GPU	183
<i>Kiran Kumar Abburi</i>	
Self-Immunity Technique to Improve Register File Integrity Against Soft Errors	189
<i>Hussam Amrouch and Joerg Henkel</i>	
Modeling the Effect of Gate Fringing and Dopant Redistribution on the Inverse Narrow Width Effect of Narrow Channel Shallow Trench Isolated MOSFETs	195
<i>Srabanti Pandit and Chandan Kumar Sarkar</i>	
Development of a Micro-mechanical Logic Inverter for Low Frequency MEMS Sensor Interfacing	201
<i>Subha Chakraborty and T.K. Bhattacharyya</i>	
Performance Comparison of Thin-Film Transistors Fabricated Using Different Purity Semiconducting Nanotubes	208
<i>K.C. Narasimbamurthy and Roy Paily</i>	
Feedback Based Supply Voltage Control for Temperature Variation Tolerant PUFs	214
<i>Vignesh Vivekraj and Leyla Nazhandali</i>	
Ensuring On-Die Power Supply Robustness in High-Performance Designs	220
<i>Sreekanth Soman, Amit Brahme, Ramakrishnan Venkatraman, Raasbid Shaikh, Santhosh Thiyagaraja, and Mahendrasing Patil</i>	
A Reconfigurable Processor for Phylogenetic Inference	226
<i>Pei Liu, Ahmed Hemani, and Kolin Paul</i>	
NoC Based Distributed Partitionable Memory System for a Coarse Grain Reconfigurable Architecture	232
<i>Mubammad Adeel Tajammul, Mubammad Ali Shami, Ahmed Hemani, and Sridharan Moorthi</i>	
Intra-Flit Skew Reduction for Asynchronous Bypass Channel in NoCs	238
<i>Reeshav Kumar, Yoon Seok Yang, and Gwan Choi</i>	
Low Power Asynchronous Data Acquisition Front End for Wireless Body Sensor Area Network	244
<i>Mike Trakimas, Sungkil Hwang, and Sameer Sonkusale</i>	
Hardware Implementation of Real-Time Speech Recognition System Using TMS320C6713 DSP	250
<i>J. Manikandan, B. Venkataramani, K. Girish, H. Karthic, and V. Siddharth</i>	
Improving Android Performance and Energy Efficiency	256
<i>Tapas Kumar Kundu and Kolin Paul</i>	
Hazard-Aware Directed Transition Fault ATPG for Effective Critical Path Test	262
<i>V.R. Devanathan and Isbaan Santhosh Shab</i>	
Fault Collapsing Using a Novel Extensibility Relation	268
<i>Maheshwar Chandrasekar and Michael S. Hsiao</i>	

Optimized Multitone Test Stimulus Driven Diagnosis of RF Transceivers Using Model Parameter Estimation	274
<i>Aritra Banerjee, Vishwanath Natarajan, Shreyas Sen, Abhijit Chatterjee, Ganesh Srinivasan, and Soumendu Bhattacharya</i>	
A Robust and Reconfigurable Multi-mode Power Gating Architecture	280
<i>Z. Zhang, X. Kavousianos, K. Chakrabarty, and Y. Tsiatoubas</i>	
MEMS-Based Power Gating for Highly Scalable Periodic and Event-Driven Processing	286
<i>Michael B. Henry, Robert Lyerly, Leyla Nazbandali, Adam Fruehling, and Dimitrios Peroulis</i>	
True Minimum Energy Design Using Dual Below-Threshold Supply Voltages	292
<i>Kyungseok Kim and Vishwani D. Agrawal</i>	
LA-LRU: A Latency-Aware Replacement Policy for Variation Tolerant Caches	298
<i>Aarul Jain, Aviral Shrivastava, and Chaitali Chakrabarti</i>	
Variation-Aware TED-Based Approach for Nano-CMOS RTL Leakage Optimization	304
<i>S. Banerjee, J. Mathew, D.K. Pradhan, S.P. Mohanty, and M. Ciesielski</i>	
VaROT: Methodology for Variation-Tolerant DSP Hardware Design Using Post-Silicon Truncation of Operand Width	310
<i>Keerthi Kunaparaju, Seetharam Narasimban, and Swarup Bhunia</i>	
Design of a 20 MHz DC-DC Buck Converter with 84 Percent Efficiency for Portable Applications	316
<i>Asbis Maity, Amit Patra, Noribisa Yamamura, and Jonathan Knight</i>	
Low Offset, Low Noise, Variable Gain Interfacing Circuit with a Novel Scheme for Sensor Sensitivity and Offset Compensation for MEMS Based, Wheatstone Bridge Type, Resistive Smart Sensor	322
<i>Anupam Dutta and T.K. Bhattacharyya</i>	
A Low-Noise Low-Power Noise-Adaptive Neural Amplifier in 0.13um CMOS Technology	328
<i>Vikram Chaturvedi and Bharadwaj Amrutur</i>	
A General Algorithm for Energy-Aware Dynamic Reconfiguration in Multitasking Systems	334
<i>Weixun Wang, Sanjay Ranka, and Prabhat Mishra</i>	
Wakeup Time and Wakeup Energy Estimation in Power-Gated Logic Clusters	340
<i>Vivek T D, Olivier Sentieys, and Steven Derrien</i>	
Trading Accuracy for Power with an Underdesigned Multiplier Architecture	346
<i>Parag Kulkarni, Puneet Gupta, and Milos Ercegovic</i>	
Efficient Trace Signal Selection for Post Silicon Validation and Debug	352
<i>Kanad Basu and Prabhat Mishra</i>	

Trace Buffer-Based Silicon Debug with Lossless Compression	358
<i>Sandesh Prabhakar, Rajamani Sethuram, and Michael S. Hsiao</i>	
Multiple Fault Diagnosis Based on Multiple Fault Simulation Using Particle Swarm Optimization	364
<i>Subhadip Kundu, Santanu Chattopadhyay, Indranil Sengupta, and Robit Kapur</i>	
Multi-CoDec Configurations for Low Power and High Quality Scan Test	370
<i>Arvind Jain, Sundarrajan Subramanian, Rubin A. Parekhji, and Srivaths Ravi</i>	
Thermal-Aware Test Scheduling Using On-chip Temperature Sensors	376
<i>Chunhua Yao, Kewal K. Saluja, and Parameswaran Ramanathan</i>	
Path Delay Tuning for Performance Gain in the Face of Random Manufacturing Variations	382
<i>Kautalya Mishra, Ahmed Faraz, and Adit D. Singh</i>	
Author Index	389