

DesignCon 2011

**Santa Clara, California, USA
31 January – 3 February 2011**

Volume 1 of 3

ISBN: 978-1-61782-478-4

Printed from e-media with permission by:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571



Some format issues inherent in the e-media version may also appear in this print version.

Copyright© (2011) by EE Times Group
All rights reserved.

Printed by Curran Associates, Inc. (2011)

For permission requests, please contact EE Times Group
at the address below.

EE Times Group
600 Harrison Street
5th Floor
San Francisco, CA 94017

Phone: (415) 947-6929

david.blaza@ubm.com

Additional copies of this publication are available from:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: 845-758-0400
Fax: 845-758-2634
Email: curran@proceedings.com
Web: www.proceedings.com

TABLE OF CONTENTS

VOLUME 1

The Universal PCB Design Grid System	1
<i>Tom Hausherr</i>	
Receiver Tolerance Testing With Crosstalk Aggressors	122
<i>Arvind Kumar, Martin Miller</i>	
Intelligent Hardware/Software Interface Design	146
<i>Gary Stringham</i>	
Design and Verification for Jitter and High-Speed I/Os at Multiple Gbps with Jitter and Signal Integrity Optimized	196
<i>Mike Peng Li</i>	
Verification Planning and Management in a System Level Design Flow	352
<i>Srinath Atluri, Brian Bailey, Andrew Piziali, Srivatsa Vasudevan</i>	
The Same Chip Killers Keep Delaying Your Schedules: What Are You Doing About It?	452
<i>Ed Sperling</i>	
Capacitor Modeling Requirements in the 21st Century	455
<i>John Prymak Kemet, Steve Pytel Ansys, Bruce Archambeault, Istvan Novak</i>	
Feasibility of Extending Commercial 10 GbD Backplane Infrastructure for use in Higher Rate Applications	476
<i>Edward Frlan, Amit Thakar, Ryan Latchman</i>	
A Way to Meet Bandwidth and Capacity Needs of Next Generation Main Memory Systems	497
<i>Ravi Kollipara, Joong-Ho Kim, Dan Oh, Kendra De Berti, John Wilson, Thomas Giovannini, Scott Best, Ian Shaeffer, Michael Ching</i>	
Non-iterative Post Assembly Design Closure for Giga-Gate Designs	513
<i>Dongzi Liu, Martin Spohr, Shashank Prasad, Oleg Levitsky, Shailendra Srivastava</i>	
Modeling and Simulation of Common Clocking Topologies for Statistical Link Simulation	525
<i>Dan Oh, Sam Chang, Jihong Ren</i>	
Embedded Active parts: How, When and Who	547
<i>Per Viklund</i>	
High Speed Channel Characterization Using Design of Experiments	560
<i>Minchuan Wang, Frank Paglia, Ron Bellomio, Bhyrav Mutnury, Antonio Ciccomancini Scogna</i>	
Power Noise Suppression in Mixed Signal Circuits Using a Ground Surface Perturbation Lattice (GDPL)	580
<i>Antonio Ciccomancini Scogna, Tzong-Lin Wu, Antonio Orlandi</i>	
Predicting BER to Low Probabilities: Validation of a New Analysis Methodology	601
<i>Vladimir Dmitriev-Zdorov, Chuck Ferry, Kofi Anim-Appiah, Kian Haur (Alfred) Chong, Srikanth Sundaram</i>	
Adopting Verification Components	626
<i>Rich Edelman, Raghu Ardeishar, Akshay Sarup</i>	
3D Computed Tomography for High-Speed Interconnect Characterization	642
<i>Jürgen Hillebrand, Marek Wróblewski, Sven Simon</i>	
Characterization of Flexible Circuit Dielectrics for High Speed Applications	664
<i>Glenn Oliver</i>	
Analysis of Noise to Jitter Transfer in Transceiver PDN and Channels	686
<i>Sergey Shumarayev, Weichi Ding, Xiaohong Jiang, Zhe Li, Tim Hoang, Shufang Tian, Aman Aflaki, Ken Daxer, Bo Krsnik</i>	
Examining the Impact of Power Structures on EM Model Accuracy	713
<i>Jason Miller, Scott McMorrow, Roger Dame, Gustavo Blando, Ashley Rebelo, Alejandro Lacap, Xiangyin Zeng, Istvan Novak</i>	
Design Optimization of a DDR4 Memory Channel	739
<i>Nam Pham, Rohan Mandrekar, Nanju Na, Daniel Dreps, Lloyd Walls</i>	
Stack-up and Routing Optimization by Understanding Micro-scale PCB Effects	758
<i>Gerardo Romo, Chudy Nwachukwu, Reydezel Torres-Torres, Seung-Won Baek, Martin Schauer</i>	
Design and Verification of a GNSS Search Engine	783
<i>Gerald Sage</i>	
PDN Application of Ferrite Beads	801
<i>Steve Weir</i>	
Crosstalk Among Multiple Stripline Traces Crossing a Split	823
<i>Songping Wu, Matthew Herndon, Hao Shi, Bill Cornelius, Jun Fan</i>	

VOLUME 2

Improving Characterization of Serial Links by Dynamic Deconvolution from PRBS Responses	847
<i>Maria Agoston, Vladimir Dmitriev-Zdorov, Steven McKinney, Pavel Zivny</i>	
Inter-Dependence of Dielectric and Conductive Losses in Interconnects	866
<i>Gustavo Blando, Leandro Cagliero, Jason Miller, Roger Dame, Kevin Hinckley, Douglas Winterberg, Joe Beers, Istvan Novak</i>	
Variables Affecting the Ultra Low Impedance PDN Characterization	890
<i>Almario Delos Angeles, Hao Wang, Woong Hwan Ryu, Vishram Pandit</i>	
Supply Noise and Jitter for Multi-GT/s Single-ended Interface	912
<i>Vishram Pandit, Xiaoqing Wang, Thao Pham, Aaron Martin</i>	
Modeling I/O Links with X Parameters	928
<i>Jose Schutt-Aine, Phil Milosevic, Wendemagegnehu Beyene</i>	
Phase Noise and Jitter Translations for Signal Integrity	949
<i>Scott Wedge</i>	
Using Co-Design to Optimize System Interconnect Paths	966
<i>Real Pomerleau, Stephen Searce, Tom Whipple</i>	
Using Machine Learning Systems for Early Lithographic Hotspot Prediction	982
<i>Jen-Yi Wu, Fedor Pikus, Andres Torres, Malgorzata Marek-Sadowska</i>	
A Study of Optimal Data Rates of High-Speed Channels	1003
<i>Wendemagegnehu Beyene, Marko Aleksic</i>	
A Flexible Interconnect Architecture for System Designers	1019
<i>Aaron Ferrucci, Kent Orthner</i>	
Validation and Application of Physics-based Via Models to Dense Via Arrays	1031
<i>Xiaoxiong Gu, Young Kwark, Yao-Jiang Zhang, Jun Fan, Albert Ruehli, Miroslav Kotzev, Sebastian Muller, Renato Rimolo-Donadio, Christian Schuster, Bruce Archambeault</i>	
Experiment-Based Separation of Conductor Loss from Dielectric Loss in PCB Striplines	1052
<i>Marina Koledintseva, James Drewniak, Scott Hinaga, Fan Zhou, Amendra Koul, A. Gafarov</i>	
Analyzing Crosstalk's Impact on BER Performance: Methods and Solutions	1077
<i>Vladimir Dmitriev-Zdorov, Zhen Mu</i>	
Experiment-based Separation of Conductor and Dielectric Loss in PCB Striplines	1100
<i>Marina Koledintseva, James Drewniak, Scott Hinaga, Fan Zhou, Amendra Koul, A. Gafarov</i>	
High Performance, Low Cost DDR3-1600Mbps+ Consumer Electronics Memory Interface Co-design	1124
<i>Yi Lu, Rob Dhat, Deborah Dressler, Dave Secker, June Feng, Thomas Giovannini, Mitesh Katakwar, Ralf Schmitt, Arun Vaidyanath, Roxanne Vu</i>	
Total Loss: How to Qualify Circuit Boards	1147
<i>Don DeGroot, Peter Pupalaikis, Brian Shumaker</i>	
A Practical Way for Estimating the Q of Spiral Inductors Using a Planar EM Simulator	1163
<i>John Dunn</i>	
Life Without Termination – Delivering Successful LPDDR/LPDDR2 Interfaces	1182
<i>John Ellis</i>	
Studying Clock Recovery Performance using IBIS-AMI Models	1205
<i>Barry Katz, Michael Steinberger</i>	
Package Electrical Characterization Dependent Power and Signal Integrity Simulation-Analysis of Microprocessor Systems	1221
<i>Om Mandhana</i>	
On-Die Capacitance Measurements in the Frequency and Time Domains	1249
<i>Larry Smith, Shishuang Sun, Mayra Sarmiento, Zhe Li, Karthik Chandrasekar</i>	
Highly Configurable FPGA-integrated PCI Express 3.0 Digital IP Architecture	1274
<i>Divya Vijayaraghavan, Arye Ziklik, Chong Lee, Chris Finan, Cora Mau, Gopi Krishnamurthy, Ning Xue, Philippe Molson</i>	
A Practical Way of Estimating the Q of Spiral Inductors Using a Planar EM Simulator	1289
<i>John Dunn</i>	
Two Reconstructive Surgeries for Touchstone Files	1319
<i>Mike Jenkins</i>	
How to Avoid Butchering S Parameters	1329
<i>Michael Steinberger</i>	
Developing Unified Methods of 3D Electromagnetic Extraction, System Level Channel Modeling, and Robust Jitter Decomposition in Crosstalk Stressed 10Gbps Serial Data Systems	1343
<i>Martin Miller, Alfred Neves</i>	

Advanced EDA Software Design for Multi-Core SoC Verification: A paradigm Shift for Design Representations and Traversal Algorithms	1372
<i>Vikas BIRTHIRE, Gaurav Saharawat</i>	
Novel Transmission Line for 40 GHz PCB Applications	1390
<i>Jamal Izadian, Julian Ferry, Justin McAllister</i>	
Developing Unified Methods of 3D Electromagnetic Extraction, System Level Channel Modeling, and Robust Jitter Decomposition in Crosstalk Stressed 10Gbps Serial Data Systems	1413
<i>James Bell, Scott McMorrow, Martin Miller, Alfred Neves, Yuriy Shlepnev</i>	
Breaking through the Analog IC Layout Design Bottleneck	1468
<i>Jeff Miller, Ciaran Whyte, John Zuk</i>	
New Hybrid Simulation Method for Jitter and BER in High-Speed Links	1482
<i>Mike Li, Masashi Shimanouchi</i>	
Novel Transmission Line for 40 GHz PCB Applications	1526
<i>Jamal Izadian, Julian Ferry, Justin McAllister</i>	
Forward Error Correction (FEC) for High-Speed SerDes Link System of 25-28Gb/s	1536
<i>Cathy Liu, Wenyi Jin, Adam Healey</i>	
Transient Electromagnetic Field Simulation with Finite Elements	1561
<i>Matthew Commens</i>	
PDN Design Challenges for ATE Test Fixtures	1575
<i>Jose Moreira, Heinz Nuessle, Heidi Barnes</i>	
Through Silicon Via (TSV) Design Considering Technology Challenges for Very High-Speed Signal Transmission	1601
<i>Namhoon Kim, Zhaoyin Daniel Wu, Arif Rahman, Dongwook Kim, Paul Wu</i>	
Cross-Well Violation Detection and Circuit Verification Methodology	1623
<i>Aik Tan, Fang Foo</i>	

VOLUME 3

Electromagnetic Band Gap Structure for Common Mode Filtering of High Speed Differential Signals	1635
<i>Francesco de Paulis, Bruce Archambeault, Samuel Connor, Antonio Orlandi</i>	
Scaling DDR Memory Connector Performance	1660
<i>Xiang Li, George Vergis</i>	
Multiband Architecture for High-Speed SerDes	1674
<i>Christian Weber, Jinjin He, Lizhi Zhong, Huaping Liu</i>	
Improved Multiline-based De-embedding	1691
<i>J. Martens</i>	
Case Study of PID Control in an FPGA	1713
<i>Paul Schad, David Carney</i>	
Spice Simulator Dynamic Comparison Enablement for Serial-In-Parallel-Out Bus	1738
<i>Aik Tan, Pey Chan</i>	
Design Optimization Study of 25Gbps Electrical Backplane Links	1750
<i>Peerouz Amleshi, Zhiping Yang, Charlie Zhong</i>	
Vectorless Estimation of Power Consumption Variations in an FPGA	1782
<i>Liehui Ren, Daryl Beetner, Shishuang Sun, Peter Boyle, Matt Scheppers, Colin Stagner, Manish Deo, James Drewniak</i>	
Methods for Discovering and Mitigating Switching Regulator Noise Coupling for Complex PCB System	1799
<i>Amy Luoh, Xiaoning Ye, Jiangqi He, Gong Ouyang, Muhammed Elgousi, Yuan-Liang Li, Gene Garrison</i>	
Power7's Hub Chip 10Gb/s Interconnect Design and Characterization	1817
<i>Andrew Maki, Daniel Dreps, Steven Baumgartner, James Strom</i>	
How to Measure a High-Density Connector for Use on Circuit Boards	1841
<i>Dennis Miller, Michael Brownell</i>	
Design and Optimization of a Novel 2.4 mm Coaxial Field Replaceable Connector Suitable for 25 Gbps System and Material Characterization up to 50 GHz	1864
<i>David Dunham, Joon Lee, Scott McMorrow, Yuriy Shlepnev</i>	
Passive Equalizer Design Using Defected Ground Structure on PCBs	1893
<i>Yujeong Shim, Junwoo Lee, Heegon Kim, Joung-Ho Kim</i>	
How to Measure a High Speed/density Connector	1912
<i>Dennis Miller, Michael Brownell</i>	
Developing Limits for Common Mode Noise on High Speed Differential Signals	1924
<i>Bruce Archambeault, Samuel Connor, Jay Diepenbrock, Alan Knight</i>	

Novel I/O Modeling for Power Integrity Analysis on PCB	1941
<i>Remco de Jager</i>	
An On Die 2-D Eye Scope on 28nm CMOS 12.5Gbps Transceiver	1959
<i>Weichi Ding, Mingde Pan, Sergey Shumarayev, Mike Li, Masashi Shimanouchi</i>	
Signal and Power Integrity for a 1600 Mbps DDR3 PHY in Wirebond Package	1970
<i>June Feng, Ralf Schmitt, Hai Lan, Yi Lu</i>	
A Study of 25Gb/s Backplanes using Equalization, Modulation, & Improved Channels	1995
<i>George Noh</i>	
Wavelet Denoising For TDR Dynamic Range Improvement	2012
<i>Peter Pupalakis</i>	
A Study of 25Gb/s Backplanes using Equalization, Modulation, & Improved Channels	2040
<i>George Noh</i>	
Edge Modulation Method for EMI Reduction	2048
<i>Predrag Acimovic</i>	
Measurement uncertainty of VNA Based TDR/TDT Measurement	2068
<i>Yasuaki Komatsu, Yoji Sekine, Mike Resso</i>	
High Speed Parallel Signal Crosstalk Cancellation Concept	2085
<i>Chad Smutzer, Michael Degerstrom, Barry Gilbert, Erik Daniel</i>	
AMI Simulation with Error Correction to Enhance BER	2110
<i>Xiaoqing Dong, Geoffrey Zhang, Kumar Keshavan, Ken Willis, Zhangmin Zhong, Adge Hawes</i>	
EDA Tool Integration and Multi-Paradigm Design Analysis	2135
<i>Fedor Pikus</i>	
Fast, Accurate, “Simulation-Lite” Approach for Multi-GHz Board Design	2152
<i>Richard Mellitz, Vira Ragavassamy, Michael Brownell</i>	
Comparison of Encryption Vulnerabilities on FPGAs and ASICs	2169
<i>Luke Teyssier</i>	
Multiport S-parameters Measurements	2191
<i>Andrea Ferrero</i>	
SerDes Performance Qualification for Next Generation Applications	2216
<i>Kai Keskinen, Salman Jiva, Andy Haas</i>	
Hardware-Based Floating-Point Design Flow	2237
<i>Michael Parker</i>	
Architecture and Configuration Explorations for 28 Gbps I/O Links	2252
<i>Mike Li, Masashi Shimanouchi, Sriram Narayan, Wilson Wong, Sergey Shumarayev</i>	
Comparison of Optical and Electrical Links for Highly-Interconnected Systems	2266
<i>James Kruchowski, Vladimir Sokolov, Nathan Harff, Mark A. Nelson, Ky Liou, Graham Cameron, Barry Gilbert, Erik Daniel</i>	
On-Chip Characterization of Signal and Power Integrity in 3-D Packaged Systems	2291
<i>Hai Lan, Ling Yang, Dan Oh, Joong-Ho Kim, Chris Madden, Elias Lozano, Ralf Schmitt</i>	
DC and AC Bias Dependence of Capacitors	2313
<i>Istvan Novak, Kendrick Williams, Jason Miller, Gustavo Blando, Nathaniel Shannon</i>	
A Designer’s Perspective on ESL Methodologies for an OFDM Modem Design	2335
<i>Harvinder Singh, Gagan Midha, Thierry Michel, Roberto Guizzetti, Nitin Chawla, Pascal Urard</i>	
Component Performance Required To Ensure 25 Gb/s Link Operation	2359
<i>Jan De Geest, Vittal Balasubramanian, Stefaan Sercu</i>	
Property Synthesis Automates Assertion-Based Verification	2382
<i>Alok Sanghavi, Norris Ip</i>	
Design and Optimization of a Power Delivery Network for 3D Stacked Die Designs	2393
<i>Pratyush Singh, Aavek Sarkar, R. Sarkar, Thomas Toms, Weize Xie</i>	
Author Index	