

2011 Design, Automation & Test in Europe Conference & Exhibition

(DATE 2011)

**Grenoble, France
14-18 March 2011**

Pages 1-847



**IEEE Catalog Number: CFP11162-PRT
ISBN: 978-1-61284-208-0**

Table of Contents

Design, Automation and Test in Europe Conference and Exhibition - DATE 2011

DATE Executive Committee
DATE Sponsor Committee
Technical Program Topic Chairs
Technical Program Committee
Reviewers
Foreword
Best Paper Awards
Tutorials
PH.D. Forum
Call for Papers: DATE 2012

KEYNOTE ADDRESS

Biologically-Inspired Massively-Parallel Architectures – Computing beyond a Million Processors 1
S. Furber

2.2 System-Level Techniques to Handle Performance, Reliability and Thermal Issues

Moderators: D. Goswami, TU Munich, DE; T. Stefanov, Leiden U, NL

VESPA: Variability Emulation for System-on-Chip Performance Analysis 2
V. Kozhikkottu, R. Venkatesan, A. Raghunathan and S. Dey

Thermal-Aware On-Line Task Allocation for 3D Multi-Core Processor Throughput Optimization 8
C.-L. Lung, Y.-L. Ho, D.-M. Kwai and S.-C. Chang

An Endurance-Enhanced Flash Translation Layer via Reuse for NAND Flash Memory Storage Systems 14
Y. Wang, D. Liu, Z. Qin and Z. Shao

Register Allocation for Simultaneous Reduction of Energy and Peak Temperature on Registers 20
T. Liu, A. Orailoglu, C.J. Xue and M. Li

2.3 Modeling and Simulation of Interconnects

Moderators: W. Schilders, TU Eindhoven, NL; S. Grivet-Talocia, Politecnico di Torino, IT

A Parallel Hamiltonian Eigensolver for Passivity Characterization and Enforcement of Large Interconnect Macromodels 26
L. Gobbato, A. Chinea and S. Grivet-Talocia

Fast Statistical Analysis of RC Nets Subject to Manufacturing Variabilities 32
Y. Bi, K.-J. van der Kolk, J. Fernandez Villena, L.M. Silveira and N. van der Meijs

A Scaled Random Walk Solver for Fast Power Grid Analysis 38
B. Boghrati and S. Sapatnekar

A Block-Diagonal Structured Model Reduction Scheme for Power Grid Networks 44
Z. Zhang, X. Hu, C.-K. Cheng and N. Wong

2.4 PANEL AND EMBEDDED TUTORIAL SESSION – Logic Synthesis and

Place and Route: After 20 Years of Engagement, Wedding in View?..... 50

Moderator: A. Domic, Synopsys, US

Panelists: G. De Micheli, P. Groeneveld, H. Hiller, E. Macii, P. Magarshack

EMBEDDED TUTORIAL-- Logic Synthesis and Physical Design: Quo Vadis 51

G. De Micheli

2.5 Transient Faults and Soft Errors

Moderators: D. Appello, STMicroelectronics, IT; C. Metra, Bologna U, IT

Time Redundant Parity for Low-Cost Transient Error Detection 52

D.J. Palframan, N.S. Kim and M.H. Lipasti

Cross-Layer Optimized Placement and Routing for FPGA Soft Error Mitigation 58

K. Huang, Y. Hu and X. Li

Trigonometric Method to Handle Realistic Error Probabilities in Logic Circuits..... 64

C.-C. Yu and J.P. Hayes

Soft Error Rate Estimation of Digital Circuits in the Presence of Multiple Event Transients (METs) 70

M. Fazeli, S.N. Ahmadian, S.G. Miremadi, H. Asadi, M.B. Tahoori

2.6 Networked Embedded Systems

Moderators: L. Almeida, Porto U, PT; P. Puschner, TU Vienna, AT

FlexRay Switch Scheduling - A Networking Concept for Electric Vehicles 76

M. Lukasiewicz, S. Chakraborty and P. Milbredt

A Reconfiguration Approach for Fault-Tolerant FlexRay Networks 82

K. Klobedanz, A. Koenig and W. Mueller

Simplified Programming of Faulty Sensor Networks via Code Transformation and Run-Time Interval Computation 88

L.S. Bai, R.P. Dick, P.A. Dinda and P.H. Chou

2.7 Design of Energy-Efficient and Automotive Systems

Moderators: K. Danne, Intel; M. Di Natale, Scuola S S Anna, IT

Parallel Accelerators for GlimmerHMM Bioinformatics Algorithm 94

N. Chrysanthou, G. Chrysos, E. Sotiriades and I. Papaefstathiou

An Efficient On-Line Task Allocation Algorithm for QoS and Energy Efficiency in Multicore Multimedia Platforms 100

F. Paterna, A. Acquaviva, A. Caprara, F. Papariello, G. Desoli and L. Benini

Sub-Clock Power-Gating Technique for Minimizing Leakage Power during Active Mode 106

J.N. Mistry, B.M. Al-Hashimi, D. Flynn and S. Hill

An Automated Data Structure Migration Concept - From CAN to Ethernet/IP in Automotive Embedded Systems (CANoverIP) 112

A. Kern, T. Streichert and J. Teich

Formal Specification and Systematic Model-Driven Testing of Embedded Automotive Systems 118

S. Siegl, K.-S. Hielscher, R. German and C. Berger

2.8 EMBEDDED TUTORIAL – Addressing Critical Power Management Verification Issues in Low Power Designs	124
Moderator: K. Just, Infineon, DE	
 3.2 Power Optimization of Multi-Core Architectures	
Moderators: C. Piguet, CSEM, CH; M. Lopez-Vallejo, UP Madrid, ES	
Topologically Homogeneous Power-Performance Heterogeneous Multicore Systems	125
K. Chakraborty and S. Roy	
Variability-Aware Duty Cycle Scheduling in Long Running Embedded Sensing Systems	131
L. Wanner, R. Balani, S. Zahedi, C. Apte, P. Gupta and M. Srivastava	
Reliability-aware Thermal Management for Hard Real-time Applications on Multi-core Processors	137
V. Hanumaiah and S. Vrudhula	
 3.3 Core Algorithms for Formal Verification Engines	
Moderators: S. Quer, Politecnico di Torino, IT; S. Seshia, UC Berkeley, US	
Clause Simplification through Dominator Analysis	143
H. Han, H. Jin and F. Somenzi	
Integration of Orthogonal QBF Solving Techniques	149
S. Reimer, F. Pigorsch, C. Scholl and B. Becker	
STABLE: A New QF-BV SMT Solver for Hard Verification Problems Combining Boolean Reasoning with Computer Algebra	155
E. Pavlenko, M. Wedler, D. Stoffel, W. Kunz, A. Dreyer, F. Seelisch and G.-M. Greuel	
 3.4 Predicting Bugs and Generating Tests for Validation	
Moderators: D. Grosse, Bremen U, DE; V. Bertacco, U of Michigan, US	
Empirical Design Bugs Prediction for Verification	161
Q. Guo, T. Chen, H. Shen, Y. Chen, Y. Wu and W. Hu	
Decision Ordering Based Property Decomposition for Functional Test Generation	167
M. Chen and P. Mishra	
Towards Coverage Closure: Using Goldmine Assertions for Generating Design Validation Stimulus	173
L. Liu, D. Sheridan, W. Tuohy and S. Vasudevan	
Scalable Hybrid Verification for Embedded Software	179
J. Behrend, D. Lettnin, P. Heckeler, J. Ruf, T. Kropf and W. Rosenstiel	
 3.5 Timing Related Issues in Test	
Moderators: H.-J. Wunderlich, Stuttgart U, DE; S.K. Goel, TSMC, US	
Diagnosing Scan Chain Timing Faults through Statistical Feature Analysis of Scan Images	185
M. Chen and A. Orailoglu	
Design-for-Test Methodology for Non-Scan At-Speed Testing	191
M. Banga, N. Rahagude and M.S. Hsiao	

A Clock-Gating Based Capture Power Droop Reduction Methodology for At-Speed Scan Testing	197
B. Yang, A. Sanghani, S. Sarangi and C. Liu	

3.6 Performance and Timing Analysis

Moderators: H. Falk, TU Dortmund, DE; R. Wilhelm, Saarland U, DE

Pruning Infeasible Paths for Tight WCRT Analysis of Synchronous Programs	204
S. Andalam, P.S. Roop and A. Girault	
Fast and Accurate Resource Conflict Simulation for Performance Analysis of Multi-Core Systems	210
S. Stettmann, O. Bringmann and W. Rosenstiel	
An Approach to Improve Accuracy of Source-Level TLMs of Embedded Software	216
Z. Wang, K. Lu and A. Herkersdorf	
Host-Compiled Multicore RTOS Simulator for Embedded Real-Time Software Development	222
P. Razaghi and A. Gerstlauer	

3.7 Implementations for Digital Baseband Processing

Moderators: F. Kienle, TU Kaiserslautern, DE; F. Clermidy, CEA-LETI, FR

A Flexible High Throughput Multi-ASIP Architecture for LDPC and Turbo Decoding	228
P. Murugappa, R. Al-Khayat, A. Baghdadi and M. Jezequel	
A Low-Power VLIW Processor for 3GPP-LTE Complex Numbers Processing	234
C. Bernard and F. Clermidy	
Architecture and FPGA-Implementation of a High Throughput K^+ -Best Detector	240
N. Heidmann, T. Wiegand and S. Paul	
An Energy-Efficient 64-QAM MIMO Detector for Emerging Wireless Standards	246
N. Moezzi-Madani, T. Thorolfsson, J. Crop, P. Chiang and W.R. Davis	

3.8 PANEL SESSION – Power Formats: Beyond UPF and CPF

Moderator: B. Pangrle, Mentor Graphics, US

Beyond UPF & CPF: Low-Power Design and Verification	252
B. Pangrle	
Panelists: J. Biggs, C. Clavel, O. Domerego, K. Just	

IP1 Interactive Presentations

Buffering Implications for the Design Space of Streaming MEMS Storage	253
M.G. Khatib and L. Abelmann	
Efficient RC Power Grid Verification Using Node Elimination	257
A. Goyal and F.N. Najm	
A Novel TSV Topology for Many-Tier 3D Power-Delivery Networks	261
M.B. Healy and S.K. Lim	
Cost-Efficient Fault-Tolerant Decoder for Hybrid Nanoelectronic Memories	265
N.Z. Haron and S. Hamdioui	

DynOAA - Dynamic Offset Adaptation Algorithm for Improving Response Times of CAN Systems	269
T. Ziermann, J. Teich and Z. Salcic	
A Sensor Fusion Algorithm for an Integrated Angular Position Estimation with Inertial Measurement Units	273
S. Sabatelli, F. Sechi, L. Fanucci and A. Rocchi	
Speeding-up SIMD Instructions Dynamic Binary Translation in Embedded Processor Simulation	277
L. Michel, N. Fournel and F. Petrot	
System-Level Energy-Efficient Scheduling for Hard Real-Time Embedded Systems	281
L. Niu	
Timing Error Statistics for Energy-Efficient Robust DSP Systems	285
R.A. Abdallah, Y.-H. Lee and N.R. Shanbhag	
ScTMR: A Scan Chain-Based Error Recovery Technique for TMR Systems in Safety-Critical Applications	289
M. Ebrahimi, S.G. Miremadi and H. Asadi	

4.2 Robust and Low Power Systems

Moderators: C. Silvano, Politecnico di Milano, IT; M. Berekovic, TU Braunschweig, DE

Enabling Improved Power Management in Multicore Processors through Clustered DVFS	293
T. Kolpe, A. Zhai and S.S. Sapatnekar	
Dynamic Thermal Management in 3D Multi-Core Architecture through Run-Time Adaptation	299
F. Hameed, M.A. Al Faruque and J. Henkel	
Distributed Hardware Matcher Framework for SoC Survivability	305
I. Wagner and S.-L. Lu	
A Cost-Effective Substantial-Impact-Filter Based Method to Tolerate Voltage Emergencies	311
S. Pan, Y. Hu, X. Hu and X. Li	

4.3 Formal Verification Techniques and Applications

Moderators: M. Wedler, Kaiserslautern U, DE; C. Scholl, Freiburg U, DE

Interpolation Sequences Revisited	317
G. Cabodi, S. Nocco and S. Quer	
Automated Debugging of SystemVerilog Assertions	323
B. Keng, S. Safarpour and A. Veneris	
Counterexample-Guided SMT-Driven Optimal Buffer Sizing	329
B.A. Brady, D. Holcomb and S.A. Seshia	

4.4 System Level Simulation and Validation

Moderators: F. Fummi, Verona U, IT; P. Sanchez, Cantabria U, ES

DOM: A Data-Dependency-Oriented Modeling Approach for Efficient Simulation of OS Preemptive Scheduling	335
P.-C. Wang, M.-H. Wu and R.-S. Tsay	
Cycle-Count-Accurate Processor Modeling for Fast and Accurate System-Level Simulation	341
C.-K. Lo, L.-C. Chen, M.-H. Wu and R.-S. Tsay	

A Shared-Variable-Based Synchronization Approach to Efficient Cache Coherence Simulation for Multi-Core Systems	347
C.-Y. Fu, M.-H. Wu and R.-S. Tsay	

Speeding up MPSoC Virtual Platform Simulation by Ultra Synchronization Checking Method	353
Y.-F. Yeh, C.-Y. Huang, C.-A. Wu and H.-C. Lin	

4.5 Advances in Analogue, Mixed Signal and RF Testing

Moderators: A. Richardson, Lancaster U, UK; H. Stratigopoulos, IMAG, FR

An All-Digital Built-In Self-Test Technique for Transfer Function Characterization of RF PLLs	359
P.-Y. Wang, H.-M. Chang and K.-T. Cheng	

A True Power Detector for RF PA Built-In Calibration and Testing	365
J. Machado da Silva and P. Fonseca da Mota	

Test Time Reduction in Analogue/Mixed-Signal Devices by Defect Oriented Testing: An Industrial Example	371
H. Hashempour, J. Dohmen, B. Tasic, B. Kruseman, C. Hora, M. van Beurden and Y. Xing	

Testing of High-Speed DACs Using PRBS Generation with "Alternate-Bit-Tapping"	377
M. Singh, M. Sakare and S. Gupta	

4.6 Design Automation Methodologies and Architectures for Three-Dimensional ICs

Moderators: Y. Xie, Penn State U, US; H. Li, New York U, US

Statistical Thermal Evaluation and Mitigation Techniques for 3D Chip-Multiprocessors in the Presence of Process Variations	383
D.-C. Juan, S. Garg and D. Marculescu	

Design Space Exploration for 3D-Stacked DRAMs	389
C. Weis, N. Wehn, I. Loi and L. Benini	

Analytical Heat Transfer Model for Thermal Through-Silicon Vias	495
H. Xu, V.F. Pavlidis and G. De Micheli	

A New Architecture for Power Network in 3D IC	401
H.-T. Chen, H.-L. Lin, Z.-C. Wang and T.T. Hwang	

4.7 Resource Management for QoS Guaranteed NoCs

Moderators: A. Hansson, Twente U, NL; F. Petrot, TIMA Laboratory, FR

Achieving Composability in NoC-Based MPSoCs Through QoS Management at Software Level	407
E. Carara, G.M. Almeida, G. Sassateli and F.G. Moraes	

Supporting Non-Contiguous Processor Allocation in Mesh-Based CMPs Using Virtual Point-to-Point Links	413
M. Asadinia, M. Modarressi, A. Tavakkol and H. Sarbazi-Azad	

Guaranteed Service Virtual Channel Allocation in NoCs for Run-Time Task Scheduling	419
M. Winter and G.P. Fettweis	

An FPGA Bridge Preserving Traffic Quality of Service for On-Chip Network-Based Systems	425
A. Beyranvand Nejad, M. Escudero Martinez and K. Goossens	

5.1 SMART DEVICES EMBEDDED TUTORIAL –Smart Devices for the Cloud Era

Moderators: A. Jerraya, CEA-LETI MINATEC, FR; J. Goodacre, ARM, UK

Entering the Path towards Terabit/s Wireless Links	431
G. Fettweis, F. Guderian and S. Krone	

Smart Imagers of the Future	437
A. Dupret, M. Tchagaspian, A. Verdant, L. Alacoque and A. Peizerat	

5.2 An Encyclopedia of Routing

Moderators: D. Stroobandt, Ghent U, BE; I. Markov, U of Michigan, US

Power-Driven Global Routing for Multi-Supply Voltage Domains	443
T.-H. Wu, A. Davoodi and J.T. Linderth	

Obstacle-Aware Multiple-Source Rectilinear Steiner Tree with Electromigration and IR-Drop Avoidance	449
J.-T. Yan and Z.-W. Chen	

Steiner Tree Based Rotary Clock Routing with Bounded Skew and Capacitive Load Balancing	455
J. Lu, V. Honkote, X Chen and B. Taskin	

On Routing Fixed Escaped Boundary Pins for High Speed Boards	461
T.-Y. Tsai, R.-J. Lee, C.-Y. Chin, C.-Y. Kuan, H.-M. Chen and Y. Kajitani	

5.3 Temperature and Variation Aware Design in Low Power Systems

Moderators: D. Helms, OFFIS, DE; N. Chang, Seoul National U, KR

Dynamic Write Limited Minimum Operating Voltage for Nanoscale SRAMs	467
S. Nalam, V. Chandra, R.C. Aitken and B.H. Calhoun	

Variation Aware Dynamic Power Management for Chip Multiprocessor Architectures	473
M. Ghasemazar and M. Pedram	

Leakage Aware Energy Minimization for Real-Time Systems under the Maximum Temperature Constraint	479
H. Huang and G. Quan	

5.4 Advanced NoC Tooling and Architectures

Moderators: A. Jantsch, KTH, SE; S Yoo, Pohang U of Science and Technology, KR

Multi-Objective Tabu Search Based Topology Generation Technique for Application-Specific Network-on-Chip Architectures	485
A. Tino and G.N. Khan	

A Fully-Synthesizable Single-Cycle Interconnection Network for Shared-L1 Processor Clusters	491
A. Rahimi, I. Loi, M.R. Kakoei and L. Benini	

Run-Time Deadlock Detection in Networks-on-Chip Using Coupled Transitive Closure Networks	497
R. Al-Dujaily, T. Mak, F. Xia, A. Yakovlev and M. Palesi	

5.5 INDUSTRIAL 1

Moderators: E.J. Marinissen, IMEC, BE; W. Nebel, OFFIS, DE

Developing an Integrated Verification and Debug Methodology	503
A. Matsuda and T. Ishihara	

An Analytical Compact Model for Estimation of Stress in Multiple Through-Silicon Via Configurations	505
G. Eneman, J. Cho, V. Moroz, D. Milojevic, M. Choi, K. De Meyer, A. Mercha, E. Beyne, T. Hoffmann and G. Van der Plas	
Power Management Verification Experiences in Wireless SoCs	507
B. Kapoor, A. Hunter, and P. Tiwari	
Challenges in Designing High Speed Memory Subsystem for Mobile Applications	509
T.G. Yip, P. Yeung, M. Li and D. Dressler	
Solid State Photodetectors for Nuclear Medical Imaging Applications	511
M. Mazzillo, P.G. Fallica, E. Ficarra, A. Messina, M. Romeo and R. Zafalon	
Fault Grading of Software-Based Self-Test Procedures for Dependable Automotive Applications	513
P. Bernardi, M. Grosso, E. Sanchez and O. Ballan	
 5.6 Analysis, Compilation and Runtime Techniques	
Moderators: H. Falk, TU Dortmund, DE; H. van Someren, ACE Associated Compiler Experts, NL	
CARAT: Context-Aware Runtime Adaptive Task Migration for Multi Core Architectures	515
J. Jahn, M.A. Al Faruque and J. Henkel	
A Rule-Based Static Dataflow Clustering Algorithm for Efficient Embedded Software Synthesis	521
J. Falk, C. Zebelein, C. Haubelt and J. Teich	
Demand Code Paging for NAND Flash in MMU-less Embedded Systems	527
J.A. Baiocchi and B.R. Childers	
 5.7 EMBEDDED TUTORIAL –Architectures for Online Error Detection and Recovery in Multicore Processors	
Moderator: X. Vera, Intel Corporation, ES	
Architectures for Online Error Detection and Recovery in Multicore Processors	533
D. Gizopoulos, M. Psarakis, S.V. Adve, P. Ramachandran, S.K.S. Hari, D. Sorin, A. Meixner, A. Biswas and X. Vera	
 IP2 Interactive Presentations	
An Energy-Efficient 3D CMP Design with Fine-Grained Voltage Scaling	539
J. Zhao, X. Dong and Y. Xie	
Optimized Model Checking of Multiple Properties	543
G. Cabodi and S. Nocco	
A New Distributed Event-Driven Gate-Level HDL Simulation by Accurate Prediction	547
D. Kim, M. Ciesielski and S. Yang	
Circuit and DFT Techniques for Robust and Low Cost Qualification of a Mixed-Signal SoC with Integrated Power Management System	551
L. Balasubramanian, P. Sabbarwal, R.K. Mittal, P. Narayanan, R.K. Dash, A.D. Kudari, S. Manian, S. Polarouthu, H. Parthasarathy, R.C. Vijayaraghavan, S. Turkewadikar	
A 3D Reconfigurable Platform for 4G Telecom Applications	555
W. Lafi, D. Lattard and A. Jerraya	

An LOCV-Based Static Timing Analysis Considering Spatial Correlations of Power Supply Variations	559
S. Kobayashi and K. Horiuchi	
Compiling SyncCharts to Synchronous C	563
C. Traulsen, T. Amende and R. von Hanxleden	
Optimization of Stateful Hardware Acceleration in Hybrid Architectures	567
X. Chang, Y. Ma, H. Franke, K. Wang, R. Hou, H. Yu and T. Nelms	
Formal Reset Recovery Slack Calculation at the Register Transfer Level	571
C.-N. Chung, C.-W. Chang, K.-H. Chang and S.-Y. Kuo	
Multi-Granularity Thermal Evaluation of 3D MPSoC Architectures	575
A. Fourmigue, G. Beltrame, G. Nicolescu, E.M. Aboulhamid and I. O'Connor	
Two Methods for 24 Gbps Test Signal Synthesis	579
D.C. Keezer and C.E. Gray	
3D-ICML: A 3D Bipolar ReRAM Design with Interleaved Complementary Memory Layers	583
Y.-C. Chen, H. Li, Y. Chen and R.E. Pino	
Architectural Exploration of 3D FPGAs towards a Better Balance between Area and Delay	587
C.-I. Chen, B.-C. Lee and J.-D. Huang	
NoC-MPU: A Secure Architecture for Flexible Co-Hosting on Shared Memory MPSoCs	591
J. Porquet, A. Grenier and C. Schwarz	

6.1.1 SMART DEVICES HOT TOPIC/EMBEDDED TUTORIAL – Ultra Low Power

Smart Devices

Moderators: J. Goodacre, ARM, UK; A. Jerraya, CEA-LETI MINATEC, FR

Low Power Smart Industrial Control	595
A. Bilgic, V. Pichot, M. Gerding and F. Bruns	
Low Power Interconnects for SIMD Computers	600
M. Woh, S. Satpathy, R.G. Dreslinski, D. Kershaw, D. Sylvester, D. Blaauw and T. Mudge	

6.1.2 SPECIAL DAY KEYNOTE

Moderator: A. Jerraya, CEA-LETI MINATEC, FR

Wireless Innovations for Smartphones	606
H. Kauppinen	

6.2 Placement and Floorplanning

Moderators: R. Otten, TU Eindhoven, NL; A. Davoodi, Wisconsin U, US

Flow-Based Partitioning and Position Constraints in VLSI Placement	607
M. Struzyna	
Integrated Circuit White Space Redistribution for Temperature Optimization	613
Y. Chen, H. Zhou and R.P. Dick	
Timing-Constrained I/O Buffer Placement for Flip-Chip Designs	619
Z.-W. Chen and J.-T. Yan	

Floorplanning Exploration and Performance Evaluation of a New Network-on-Chip	625
L. Xue, W. Ji, Q. Zuo and Y. Zhang	
6.3 Power Modeling, Analysis and Optimization	
Moderators: J. Henkel, Karlsruhe Institute of Technology, DE; M. Poncino, Politecnico di Torino, IT	
Worst-Case Temperature Analysis for Real-Time Systems	631
D. Rai, H. Yang, I. Bacivarov, J.-J. Chen and L. Thiele	
Black-Box Leakage Power Modeling for Cell Library and SRAM Compiler	637
C.-K. Tseng, S.-Y. Huang, C.-C. Weng, S.-C. Fang and J.-J. Chen	
Clock Gating Optimization with Delay-Matching	643
S.-J. Hsu and R.-B. Lin	
A Low Complexity Stopping Criterion for Reducing Power Consumption in Turbo Decoders	649
P. Reddy, F. Clermidy, A. Baghdadi and M. Jezequel	
A Novel Tag Access Scheme for Low Power L2 Cache	655
H. Park, S. Yoo and S. Lee	
6.4 Design and Test of Fault Resilient NoC Architectures	
Moderators: M. Coppola, ST Microelectronics, FR; K. Goossens, TU Eindhoven, NL	
Exploiting Network-on-Chip Structural Redundancy for a Cooperative and Scalable Built-In Self-Test Architecture	661
A. Strano, C. Gomez, D. Ludovici, M. Favalli, M.E. Gomez and D. Bertozzi	
ReliNoC: A Reliable Network for Priority-Based On-Chip Communication	667
M.R. Kakoei, V. Bertacco and L. Benini	
FARM: Fault-Aware Resource Management in NoC-Based Multiprocessor Platforms	673
C.-L. Chou and R. Marculescu	
6.5 New Techniques for Diagnosis and Debug	
Moderators: S. Reddy, Iowa U, US; B. Vermeulen, NXP Semiconductors, NL	
On Diagnosis of Multiple Faults Using Compressed Responses	679
J. Ye, Y. Hu and X. Li	
On Multiplexed Signal Tracing for Post-Silicon Debug	685
X. Liu and Q. Xu	
Eliminating Data Invalidation in Debugging Multiple-Clock Chips	691
J. Gao, Y. Han and X. Li	
6.6 Embedded Software for Parallel Architectures	
Moderators: O. Bringmann, FZI Karlsruhe, DE; F. Slomka, Ulm U, DE	
Parallelization of While Loops in Nested Loop Programs for Shared-Memory Multiprocessor Systems	697
S.J. Geuns, M.J.G. Bekooij, T. Bijlsma and H. Corporaal	
Gemma in April: A Matrix-Like Parallel Programming Architecture on OpenCL	703
T. Wu, D. Wu, Y. Wang, X. Zhang, H. Luo, N. Xu and H. Yang	

Evaluating the Potential of Graphics Processors for High Performance Embedded Computing	709
S. Mu, C. Wang, M. Liu, D. Li, M. Zhu, X. Chen, X. Xie and Y. Deng	
6.7 HOT TOPIC – Virtual Manycore Platforms: Moving Towards 100+ Processor Cores	
Moderator: F. Ghenassia, STMicroelectronics, FR	
Virtual Manycore Platforms: Moving Towards 100+ Processor Cores	715
R. Leupers, G. Martin, N. Topham, L. Eeckhout, F. Schirrmeister and X. Chen	
6.8 PANEL SESSION – Embedded Software Debug and Test	
Moderator: M. Winterholer, Cadence, DE	
Embedded Software Debug and Test -- Needs and Requirements for Innovations in Debugging	721
M. Winterholer	
Panelists: F. Cerisier, S. Davidmann, L. Ducuosso, J. Engblom and A. Mayer	
7.1 SMART DEVICES HOT TOPIC – Smart Medical Implants	
Moderator: S. Yoo, POSTECH, KR	
Powering and Communicating with mm-size Implants	722
J.M. Rabaey, M. Mark, D. Chen, C. Sutardja, C. Tang, S. Gowda, M. Wagner and D. Werthimer	
An Antenna-Filter Co-Design for Cardiac Implants	728
E. de Foucauld, J.-B. David, C. Delaveaud and P. Ciais	
7.2 Emerging Memory Technologies	
Moderators: H. Li, New York U, US; Y. Chen, Pittsburgh U, US	
Design Implications of Memristor-Based RRAM Cross-Point Structures	734
C. Xu, X. Dong, N.P. Jouppi and Y. Xie	
Robust 6T Si Tunneling Transistor SRAM Design	740
X. Yang and K. Mohanram	
Towards Energy Efficient Hybrid On-Chip Scratch Pad Memory with Non-Volatile Memory	746
J. Hu, C.J. Xue, Q. Zhuge, W.-C. Tseng, E.H.-M. Sha	
7.3 Architectural Optimization for Low Power Systems	
Moderators: A. Nannarelli, TU Denmark, DK; W. Nebel, Oldenburg U and OFFIS, DE	
A New Reconfigurable Clock-Gating Technique for Low Power SRAM-Based FPGAs	752
L. Sterpone, L. Carro, D. Matos, S. Wong and F. Fakhar	
Controlled Timing-Error Acceptance for Low Energy IDCT Design	758
K. He, A. Gerstlauer and M. Orshansky	
Energy Parsimonious Circuit Design through Probabilistic Pruning	764
A. Lingamneni, C. Enz, J.-L. Nagel, K. Palem and C. Piguet	
Stage Number Optimization for Switched Capacitor Power Converters in Micro-Scale Energy Harvesting	770
C. Lu, S.P. Park, V. Raghunathan and K. Roy	

7.4 Advanced Technologies for NoC Implementation

Moderators: D. Bertozzi, Ferrara U, IT; P. Vivet, CEA-LETI, FR

Interconnect-Fault-Resilient Delay-Insensitive Asynchronous Communication Link Based on Current-Flow Monitoring	776
N. Onizawa, A. Matsumoto and T. Hanyu	
VANDAL: A Tool for the Design Specification of Nanophotonic Networks	782
G. Hendry, J. Chan, L.P. Carloni and K. Bergman	
Optical Ring Network-on-Chip (ORNoC): Architecture and Design Methodology	788
S. Le Beux, J. Trajkovic, I. O'Connor, G. Nicolescu, G. Bois and P. Paulin	

7.5 Emerging Test Solutions for Advanced Technologies, RF and MEMS Devices

Moderators: S. Khursheed, Southampton U, UK; J. Machado da Silva, INESC Porto, PT

Multidimensional Parametric Test Set Optimization of Wafer Probe Data for Predicting in Field Failures and Setting Tighter Test Limits	794
D. Drmanac, N. Sumikawa, L. Winemberg, L.-C. Wang and M.S. Abadir	
On Design of Test Structures for Lithographic Process Corner Identification	800
A. Sreedhar and S. Kundu	
An Electrical Test Method for MEMS Convective Accelerometers: Development and Evaluation	806
A.A. Rekik, F. Azais, N. Dumas, F. Mailly and P. Nouet	
Correlating Inline Data with Final Test Outcomes in Analog/RF Devices	812
N. Kupp, M. Slamani and Y. Makris	

7.6 Innovative Power-Aware Systems for a Green and Healthy Society

Moderators: W. Eberle, IMEC, BE; E. Popovici, National U of Ireland, IE

Systematic Design of a Programmable Low-Noise CMOS Neural Interface for Cell Activity Recording	818
C.M. Lopez, S. Musa, C. Bartic, R. Puers, G. Gielen and W. Eberle	
A Real-Time Compressed Sensing-Based Personal Electrocardiogram Monitoring System	824
K. Kanoun, H. Mamaghanian, N. Khaled and D. Atienza	
A Distributed and Self-Calibrating Model-Predictive Controller for Energy and Thermal Management of High-Performance Multicores	830
A. Bartolini, M. Cacciari, A. Tilli and L. Benini	
An Effective Multi-Source Energy Harvester for Low Power Applications	836
D. Carli, D. Brunelli, L. Benini and M. Ruggeri	

7.7 HOT TOPIC – Foundations of Component-Based Design for Embedded Systems

Moderator: J. Sifakis, VERIMAG, FR

Composing Heterogeneous Components for System-Wide Performance Analysis	842
S. Perathoner, K. Lampka and L. Thiele	

7.8 EMBEDDED TUTORIAL – Predictable System Integration

Moderator: W. Kruijtzter, Synopsys, NL

Building Real Time HDTV Applications in FPGAs Using Processors, AXI Interfaces and High Level Synthesis Tools	848
K. Vissers, S. Neuendorffer and J. Noguera	
Architectures and Modeling of Predictable Memory Controllers for Improved System Integration	851
B. Akesson and K. Goossens	
SoC Infrastructures for Predictable System Integration	857
P. van der Wolf and J. Geuzebroek	

IP3 Interactive Presentations

Early Chip Planning Cockpit	863
J. Shin, J.A. Darringer, G. Luo, A.J. Weger and C.L. Johnson	
Power Reduction via Near-Optimal Library-Based Cell-Size Selection	867
M. Rahman, H. Tennakoon and C. Sechen	
Scalable Packet Classification via GPU Metaprogramming	871
K. Kang and Y.S. Deng	
Battery-Supercapacitor Hybrid System for High-Rate Pulsed Load Applications	875
D. Shin, Y. Kim, J. Seo, N. Chang, Y. Wang and M. Pedram	
Feedback Based Droop Mitigation	879
S. Pontarelli, M. Ottavi, A. Salsano and K. Zarrineh	
A 0.964mW Digital Hearing Aid System	883
P. Qiao, H. Corporaal and M. Lindwer	
HypoEnergy: Hybrid Supercapacitor-Battery Power-Supply Optimization for Energy Efficiency	887
A. Mirhoseini and F. Koushanfar	
Fine-Grain OpenMP Runtime Support with Explicit Communication Hardware Primitives	891
P. Tendulkar, V. Papaefstathiou, G. Nikiforos, S. Kavadias, D.S. Nikolopoulos and M. Katevenis	
Transition-Time-Relation Based Capture-Safety Checking for At-Speed Scan Test Generation	895
K. Miyase, X. Wen, M. Aso, H. Furukawa, Y. Yamato and S. Kajihara	
2D and 3D Integration with Organic and Silicon Electronics	899
C.K. Landrock, B. Omrane, Y. Chuo, B. Kaminska and J. Aristizabal	
Ultra Low-Power Photovoltaic MPPT Technique for Indoor and Outdoor Wireless Sensor Nodes	905
A.S. Weddell, G.V. Merrett and B.M. Al-Hashimi	
A Fault-Tolerant Deadlock-Free Adaptive Routing for On Chip Interconnects	909
F. Chaix, D. Avresky, N.-E. Zergainoh and M. Nicolaidis	

8.1 SMART DEVICES PANEL SESSION – Integrating the Real World Interfaces 913

Moderators: A. Jerraya, CEA-LETI MINATEC, FR; J. Goodacre, ARM, UK

Panelists: P. Urard, J. Rababy, R. Bramley, A. King-Smith, W. Burleson and F. Perruchot

8.2 System-Level Design Techniques for Automotive Systems

Moderators: J. Teich, Erlangen-Nuremberg U, DE; L. Lavagno, Politecnico di Torino, IT

Re-Engineering Cyber-Physical Control Applications for Hybrid Communication Protocols	914
D. Goswami, R. Schneider and S. Chakraborty	
Precise WCET Calculation in Highly Variant Real-Time Systems	920
P. Montag and S. Altmeyer	
Optimal Scheduling of Switched FlexRay Networks	926
T. Schenkelaars, B Vermeulen and K. Goossens	

8.3 Power/Error Tradeoffs

Moderators: L. Bai, U of Michigan, US; J. Chen, Karlsruhe Institute of Technology, DE

On the Efficacy of NBTI Mitigation Techniques	932
T.-B. Chan, J. Sartori, P. Gupta and R. Kumar	
Partitioned Cache Architectures for Reduced NBTI-Induced Aging	938
A. Calimera, M. Loghi, E. Macii and M. Poncino	
Adaptive Voltage Over-Scaling for Resilient Applications	944
P.K. Krause and I. Polian	
Design of Voltage-Scalable Meta Functions for Approximate Computing	950
D. Mohapatra, V.K. Chippa, A. Raghunathan and K. Roy	

8.4 Memory System Architectures

Moderators: T. Austin, U of Michigan, US; G. Gaydadjiev, TU Delft, NL

MLP Aware Heterogeneous Memory System	956
S. Phadke and S. Narayanasamy	
Impact of Process Variation on Endurance Algorithms for Wear-Prone Memories	962
A.P. Ferreira, S. Bock, B. Childers, R. Melhem and D. Mosse	
FlexMemory: Exploiting and Managing Abundant Off-Chip Optical Bandwidth	968
Y. Wang, L. Zhang, Y. Han, H. Li and X. Li	
Scratchpad Memory Optimizations for Digital Signal Processing Applications	974
S.Z. Gilani, N.S. Kim and M. Schulte	

8.5 Testing and Designing SRAM Memories

Moderators: S. Nassif, IBM, US; X. Wen, Kyushu Institute of Technology, JP

Robustness Analysis of 6T SRAMs in Memory Retention Mode under PVT Variations	980
E.I. Vatajelu and J. Figueras	
Stability Optimization of Embedded 8T SRAMs Using Word-Line Voltage Modulation	986
B. Alorda, G. Torrens, S. Bota and J. Segura	
Proactive Recovery for BTI in High-K SRAM Cells	992
L. Li, Y. Zhang and J. Yang	

8.6 Cryptanalysis, Attacks and Countermeasures

Moderators: K. Sakiyama, U of Electro-Communications, Tokyo, JP; L. Torres, LIRMM, FR

The Potential of Reconfigurable Hardware for HPC Cryptanalytic of SHA-1	998
A. Cilardo	
Enhancement of Simple Electro-Magnetic Attacks by Pre-Characterization in Frequency Domain and Demodulation Techniques	1004
O. Meynard, D. Real, F. Flament, S. Guilley, N. Homma and J.-L. Danger	
LOEDAR: A Low Cost Error Detection and Recovery Scheme for ECC	1010
K. Ma and K. Wu	
Low-Cost Fault Detection Method for ECC Using Montgomery Powering Ladder	1016
D. Karaklajic, J. Fan, J.-M. Schmidt and I. Verbauwhede	

8.7 HOT TOPIC – Flows, Application and Future of Component-based Design for Embedded Systems

Moderator: A. Sangiovanni-Vincentelli, UC Berkeley, US and Trento U, IT

Methods and Tools for Component-Based System Design	1022
J. Sifakis	
Using Contract-Based Component Specifications for Virtual Integration Testing and Architecture Design	1023
W. Damm, H. Hungar, B. Josko, T. Peikenkamp and I. Stierand	
Component-Based Design for the Future	1029
E.A. Lee and A.L. Sangiovanni-Vincentelli	

8.8 EMBEDDED TUTORIAL – Communication Networks in Next Generation Automobiles

Moderator: C. Grimm, TU Vienna, AT

Sensor Networks on the Car: State of the Art and Future Challenges	1030
L. D'Orazio, F. Visintainer and M. Darin	
Real-Time Wireless Communication in Automotive Applications	1036
R. Matischek, T. Herndl, C. Grimm and J. Haase	
Wireless Communication and Energy Harvesting in Automobiles	1042
S. Mahlkecht, T. Kazmierski, C. Grimm and L. Wang	

9.1 INTELLIGENT ENERGY MANAGEMENT TUTORIAL – Energy Transfer, Generation and Power Electronics

Moderator: P. Mitcheson, Imperial College, UK

Power Management Trends in Portable Consumer Applications	1048
J. Brown	

9.2 Design Automation Methodologies for Emerging Technologies

Moderators: K. Mohanram, Rice U, US; S. Bhanja, South Florida U, US

An Efficient Mask Optimization Method Based on Homotopy Continuation Technique	1053
F. Liu and X. Shi	
Waste-Aware Dilution and Mixing of Biochemical Samples with Digital Microfluidic Biochips	1059
S. Roy, B.B. Bhattacharya and K. Chakrabarty	

High-Temperature (>500°C) Reconfigurable Computing Using Silicon Carbide NEMS Switches	1065
X. Wang, S. Narasimhan, A. Krishna, F.G. Wolff, S. Rajgopal, T.-H. Lee, M. Mehregany and S. Bhunia	

Case Study: Alleviating Hotspots and Improving Chip Reliability via Carbon Nanotube Thermal Interface	1071
W. Zhang, J. Huang, S. Yang and P. Gupta	

9.3 System Modeling

Moderators: J. Haase, TU Vienna, AT; D. Borriane, TIMA Laboratory, FR

Verifying Dynamic Aspects of UML Models	1077
M. Soeken, R. Wille and R. Drechsler	

Automated Construction of Fast and Accurate System-Level Models for Wireless Sensor Networks	1083
L.S. Bai, R.P. Dick, P. Chou and P.A. Dinda	

Fast and Accurate Transaction-Level Model of a Wormhole Network-on-Chip with Priority Preemptive Virtual Channel Arbitration	1089
L.S. Indrusiak and O.M. dos Santos	

A High-Level Analytical Model for Application Specific CMP Design Exploration	1095
A. Cassidy, K. Yu, H. Zhou and A.G. Andreou	

9.4 Modeling and Verification of Analogue and RF Circuits

Moderators: L. Hedrich, Frankfurt U, DE; M. Olbrich, Hannover U, DE

Global Optimization of Integrated Transformers for High Frequency Microwave Circuits Using a Gaussian Process Based Surrogate Model	1101
B. Liu, Y. He, P. Reynaert and G. Gielen	

A Method for Fast Jitter Tolerance Analysis of High-Speed PLLs	1107
S. Erb and W. Pribyl	

SAMURAI: An Accurate Method for Modeling and Simulating Non-Stationary Random Telegraph Noise in SRAMs	1113
K.V. Aadithya, A. Demir, S. Venugopalan and J. Roychowdhury	

9.5 INDUSTRIAL 2

Moderators: D. Sciuto, Politecnico di Milano, IT; L. Anghel, TIMA Laboratory, FRA

Characterization of an Intelligent Power Switch for LED Driving with Control of Wiring Parasitics Effects	1119
G. Pasetti, N. Constantino, F. Tinfena, R. Serventi, P. D'Abramo, S. Saponara and L. Fanucci	

Energy Analysis Methods and Tools For Modelling and Optimizing Tyre Systems	1121
A. Bonanno, A. Bocca and M. Sabatini	

System Level Techniques to Improve Reliability in High Power Microcontrollers for Automotive Applications	1123
A. Acquaviva, M. Poncino, M. Ottella and M. Sciolla	

System-Level Power Estimation Methodology Using Cycle- and Bit-Accurate TLM	1125
M.D. Grammatikakis, S. Politis, J.-P. Schoellkopf and C. Papadas	

Moving to Green ICT: From Stand-Alone Power-Aware IC Design to an Integrated Approach to Energy Efficient Design of Heterogeneous Electronic Systems	1127
S. Rinaudo, G. Gangemi, A. Calimera, A. Macii and M. Poncino	

9.6 Embedded System Resource Allocation and Management

Moderators: S. Chakraborty, TU Munich, DE; A. Girault, INRIA, Rhone-Alpes, FR

A Workflow for Runtime Adaptive Task Allocation on Heterogeneous MPSoCs	1129
J. Huang, A. Raabe, C. Buckl and A. Knoll	
Energy-Efficient Scheduling of Real-Time Tasks on Cluster-Based Multicores	1135
F. Kong, W. Yi and Q. Deng	
E-RoC: Embedded Raids-on-Chip for Low Power Distributed Dynamically Managed Reliable Memories	1141
L.A.D. Bathen and N.D. Dutt	

9.7 EMBEDDED TUTORIAL – Sub-Wave Length Lithography and Variability Aware Test and Characterization Methods

Moderator: R. Galivanche, Intel Corporation, US

Modeling Manufacturing Process Variation for Design and Test	1147
S. Kundu and A. Sreedhar	
Variability Aware Modeling for Yield Enhancement of SRAM and Logic	1153
M. Miranda, P. Zuber, P. Dobrovolny and P. Roussel	
Correlating Models and Silicon for Improved Parametric Yield	1159
R. Aitken, G. Yeric and D. Flynn	

IP4 Interactive Presentations

Evaluating Energy Consumption of Homogeneous MPSoCs Using Spare Tiles	1164
A.M. Amory, L.C. Ost, C.A.M. Marcon, F.G. Moraes and M.S. Lubaszewski	
Improving the Efficiency of a Hardware Transactional Memory on an NoC-Based MPSoC	1168
L. Kunz, G. Girao and F.R. Wagner	
Analytical Model for SRAM Dynamic Write-Ability Degradation Due to Gate Oxide Breakdown	1172
V. Chandra and R. Aitken	
Multi-Level Attacks: An Emerging Security Concern for Cryptographic Hardware	1176
S.S. Ali, R.S. Chakraborty, D. Mukhopadhyay and S. Bhunia	
A New Reversible Design of BCD Adder	1180
H. Thapliyal and N. Ranganathan	
jTLM: An Experimentation Framework for the Simulation of Transaction-Level Models of Systems-on-Chip	1184
G. Funchal and M. Moy	
Ensuring Correctness of Analog Circuits in Presence of Noise and Process Variations Using Pattern Matching	1188
R. Narayanan, M.H. Zaki and S. Tahar	
A Multi-Objective Decision-Theoretic Exploration Algorithm for Platform Based Design	1192
G. Beltrame and G. Nicolescu	

Predicting Bus Contention Effects on Energy and Performance in Multi-Processor SoCs	1196
S. Penolazzi, I. Sander and A. Hemani	
A Specialized Low-Cost Vectorized Loop Buffer for Embedded Processors	1200
L. Huang, Z. Wang, L. Shen, H. Lu, N. Xiao and C. Liu	
Determining the Minimal Number of Lines for Large Reversible Circuits	1204
R. Wille, O. Keszocze and R. Drechsler	
Dynamic Applications on Reconfigurable Systems: From UML Model Design to FPGAs Implementation	1208
J. Vidal, F. de Lamotte, G. Gogniat, J.-P. Diguët and S. Guillet	
A Symbolic Technique for Automated Characterization of the Uniqueness and Similarity of Analog Circuit Design Features	1212
C. Ferent and A. Doboli	
Coordinate Strip-Mining and Kernel Fusion to Lower Power Consumption on GPU	1216
G. Wang	
An Efficient Quantum-Dot Cellular Automata Adder	1220
F. Bruschi, F. Perini, V. Rana and D. Sciuto	

10.1.1 INTELLIGENT ENERGY MANAGEMENT – Smart Energy Generation: Design Automation and the Smart-Grid

Moderator: P.K. Wright, UK Berkeley, US

Understanding the Role of Buildings in a Smart Microgrid	1224
Y. Agarwal, T. Weng and R.K. Gupta	

10.1.2 SPECIAL DAY KEYNOTE

Moderator: P.K. Wright, UC Berkeley, US

Smart Systems at ST	1230
C. Papa	

10.2 Advanced Algorithms and Applications for Reconfigurable Computing

Moderators: M. Huebner, Karlsruhe Institute of Technology (KIT), DE; C. Passerone, Politecnico di Torino, IT

Theoretical Modeling of the Itoh-Tsujii Inversion Algorithm for Enhanced Performance on <i>k</i> -LUT Based FPGAs	1231
S.S. Roy, C. Rebeiro and D. Mukhopadhyay	
SHARC: A Streaming Model for FPGA Accelerators and its Application to Saliency	1237
S. Kestur, D. Dantara and V. Narayanan	
A Reconfigurable, Pipelined, Conflict Directed Jumping Search SAT Solver	1243
M. Safar, M.W. El-Kharashi, M. Shalan and A. Salem	

10.3 System Optimizations and Adaptivity

Moderators: M. Berekovic, TU Braunschweig, DE; S. Yehia, Thales Research and Technology, FR

Reducing the Cost of Redundant Execution in Safety-Critical Systems Using Relaxed Dedication	1249
B.H. Meyer, N. George, B. Calhoun, J. Lach and K. Skadron	

Frugal but Flexible Multicore Topologies in Support of Resource Variation-Driven Adaptivity	1255
C. Yang and A. Orailoglu	
Minority-Game-Based Resource Allocation for Run-Time Reconfigurable Multi-Core Processors	1261
M. Shafique, L. Bauer, W. Ahmed and J. Henkel	
10.4 Design and Simulation of Mixed-Signal Systems	
Moderators: M. Louerat, UPMC Paris, FR; I. O'Connor, EC Lyon, FR	
Accelerated Simulation of Tunable Vibration Energy Harvesting Systems Using a Linearised State-Space Technique	1267
L. Wang, T.J. Kazmierski, B.M. Al-Hashimi, A.S. Weddell, G.V. Merrett and I.N. Ayala Garcia	
Simulation Based Tuning of System Specification	1273
Y. Zaidi, C. Grimm and J. Haase	
An Extension to SystemC-A to Support Mixed-Technology Systems with Distributed Components	1279
C. Zhao and T.J. Kazmierski	
Stochastic Circuit Reliability Analysis	1285
E. Maricaud and G. Gielen	
10.5 Advances in Test Generation and Fault Simulation	
Moderators: I. Polian, Passau U, DE; A. Virazel, LIRMM, FR	
As-Robust-As-Possible Test Generation in the Presence of Small Delay Defects Using Pseudo-Boolean Optimization	1291
S. Eggersgluess and R. Drechsler	
Built-In Generation of Functional Broadside Tests	1297
I. Pomeranz	
SAT-Based Fault Coverage Evaluation in the Presence of Unknown Values	1303
M.A. Kochte and H.-J. Wunderlich	
10.6 Model Based Verification and Synthesis of Embedded Systems	
Moderators: R. Majumdar, Max Planck Institute for Software Systems, DE; P. Pop, TU Denmark, DK	
When to Stop Verification? Statistical Trade-Off between Expected Loss and Simulation Cost	1309
S.K. Jha, C.J. Langmead, S. Mohalik and S. Ramesh	
Resynchronization of Cyclo-Static Dataflow Graphs	1315
J.P.H.M. Hausmans, M.J.G.. Bekooij and H. Corporaal	
Pipeline Schedule Synthesis for Real-Time Streaming Tasks with Inter/Intra-Instance Precedence Constraints	1321
Y.-S. Chiu, C.-S. Shih and S.-H. Hung	
10.7 EMBEDDED TUTORIAL – Die Stacking Goes Mobile and Embedded	
Moderator: Y. Xie, Penn State U, US	
3D Embedded Multi-Core: Some Perspectives	1327
F. Clermidy, F. Darve, D. Dutoit, W. Lafi and P. Vivet	

A Quantitative Analysis of Performance Benefits of 3D Die Stacking on Mobile and Embedded SoC	1333
D. Kim, S. Yoo, S. Lee, J.H. Ahn and H. Jung	
10.8 PANEL SESSION –State of the Art Verification Methodologies in 2015	1339
Moderator: A. Crone	
Panelists: O. Bringmann, C. Chevallaz, B. Dickman, V. Esen and M. Rohleder	
11.1 INTELLIGENT ENERGY MANAGEMENT – Smart Energy Utilization: From Circuits to Consumer Products	
Moderator: P. Mitcheson, Imperial College, UK	
Energy-Modulated Computing	1340
A. Yakovlev	
11.2 Architectural Innovations for Reconfigurable Computing	
Moderators: D. Goehring, Fraunhofer Institute, DE; K. Bertels, TU Delft, NL	
I ² CRF: Incremental Interconnect Customization for Embedded Reconfigurable Fabrics	1346
J.W. Yoon, J. Lee, J. Jung, S. Park, Y. Kim, Y. Paek and D. Cho	
MARC II: A Parametrized Speculative Multi-Ported Memory Subsystem for Reconfigurable Computers	1352
H. Lange, T. Wink and A. Koch	
Targeting Code Diversity with Run-Time Adjustable Issue-Slots in a Chip Multiprocessor	1358
F. Anjam, M. Nadeem and S. Wong	
11.3 Asynchronous Circuits and Advanced Timing Issues in Logic Synthesis	
Moderators: T. Villa, Verona U, IT; P. Vivet, CEA-LETI, FR	
An Efficient Algorithm for Multi-Domain Clock Skew Scheduling	1364
Y. Zhi, W.-S. Luk, H. Zhou, C. Yan, H. Zhu and X. Zeng	
A Delay-Insensitive Bus-Invert Code and Hardware Support for Robust Asynchronous Global Communication	1370
M.Y. Agyekum and S.M. Nowick	
Redressing Timing Issues for Speed-Independent Circuits in Deep Submicron Age	1376
Y. Li, T. Mak and A. Yakovlev	
11.4 High Level Synthesis	
Moderators: S. Singh, Microsoft Research, UK; P. Brisk, UC Riverside, US	
Realistic Performance-Constrained Pipelining in High-Level Synthesis	1382
A. Kondratyev, L. Lavagno, M. Meyer and Y. Watanabe	
Optimization of Mutually Exclusive Arithmetic Sum-of-Products	1388
T. Drane and G. Constantinides	
Intermediate Representations for Controllers in Chip Generators	1394
K. Kelley, M. Wachs, A. Danowitz, P. Stevenson, S. Richardson and M. Horowitz	
Power Optimization in Heterogenous Datapaths	1400
A.A. Del Barrio, S.O. Memik, M.C. Molina, J.M. Mendias and R. Hermida	

Abstract State Machines as an Intermediate Representation for High-Level Synthesis	1406
R. Sinha and H.D. Patel	

11.5 New Directions in Testing

Moderators: J. Schloeffel, Mentor Graphics, DE; J. Tyszer, TU Poznan, PL

Design Automation for IEEE P1687	1412
F.G. Zadegan, U. Ingelsson, G. Carlsson and E. Larsson	
On Testing Prebond Dies with Incomplete Clock Networks in a 3D IC Using DLLs	1418
M. Buttrick and S. Kundu	
Hyper-Graph Based Partitioning to Reduce DFT Cost for Pre-Bond 3D-IC Testing	1424
A. Kumar, S.M. Reddy, I. Pomeranz and B. Becker	
Adaptive Test Optimization through Real Time Learning of Test Effectiveness	1430
B. Arslan and A. Orailoglu	

11.6 Hardware Design for Multimedia Applications

Moderators: F. Clermidy, CEA-LETI, FR; A. Baghdadi, Telecom Bretagne, FR

A High-Performance Parallel Implementation of the Chambolle Algorithm	1436
A. Akin, I. Beretta, A.A. Nacci, V. Rana, M.D. Santambrogio and D. Atienza	
Depth-Directed Hardware Object Detection	1442
C. Kyrkou, C. Ttofis and T. Theocharides	
Multi-Level Pipelined Parallel Hardware Architecture for High Throughput Motion and Disparity Estimation in Multiview Video Coding	1448
B. Zatt, M. Shafique, S. Bampi and J. Henkel	

11.7 HOT TOPIC – New Frontiers in Embedded Systems Design: Technology and Applications

Moderator: H. Meyr, RWTH Aachen U, DE

An Integrated Platform for Advanced Diagnostics	1454
G. De Micheli, S.S. Ghoreishizadeh, C. Boero, F. Valgimigli and S. Carrara	
X-SENSE: Sensing in Extreme Environments	1460
J. Beutel, B. Buchli, F. Ferrari, M. Keller, M. Zimmerling and L. Thiele	
Towards Thermally-Aware Design of 3D MPSoCs with Inter-Tier Cooling	1466
M.M. Sabry, A. Sridhar, D. Atienza, Y. Temiz, Y. Leblebici, S. Szczukiewicz, N. Borhani, J.R. Thome, T. Brunschweiler and B. Michel	
A Circuit Technology Platform for Medical Data Acquisition and Communication	1472
Q. Huang, C. Deholain, C. Enz and T. Burger	

11.8 HOT TOPIC – Stochastic Circuit Reliability Analysis in Nanometer CMOS

Moderator: G. Gielen, KU Leuven, BE

Analog Circuit Reliability in Sub-32 Nanometer CMOS: Analysis and Mitigation	1474
G. Gielen, E. Maricaud and P. De Wit	
Statistical Aspects of NBTI/PBTI and Impact on SRAM Yield	1480
A. Asenov, A.R. Brown and B. Cheng	

Mathematical Approach Based on a “Design of Experiment” to Simulate Process Variations	1486
E. Remond, E. Nercessian, C. Bernicot and R. Mina	

System-Assisted Analog Mixed-Signal Design	1491
N. Shanbhag and A. Singer	

IP5 Interactive Presentations

Priority Division: A High-Speed Shared-Memory Bus Arbitration with Bounded Latency	1497
H. Shah, A. Raabe and A. Knoll	

System-Level Modeling of a Mixed-Signal System on Chip for Wireless Sensor Networks	1501
G.S. Beserra, J.E.G. de Medeiros, A.M. Sampaio, J. Camargo da Costa	

A UML 2-Based Hardware/Software Co-Design Framework for Body Sensor Network Applications	1505
Z. Sun, C.-T. Yeh and W.-F. Wong	

An Area-Efficient Multi-Level Single-Track Pipeline Template	1509
P. Golani and P.A. Beerel	

Slack-Aware Scheduling on Coarse Grained Reconfigurable Arrays	1513
G. Ansaloni, L. Pozzi, K. Tanimura and N. Dutt	

Timing Variation-Aware Custom Instruction Extension Technique	1517
M. Kamal, A. Afzali-Kusha and M. Pedram	

Pseudo Circuit Model for Representing Uncertainty in Waveforms	1521
A. Nigam, Q. Tang, A. Zjajo, M. Berkelaar, and N. van der Meijs	

A Global Postsynthesis Optimization Method for Combinational Circuits	1525
Z. Vasicek and L. Sekanina	

An Algorithm to Improve Accuracy of Criticality in Statistical Static Timing Analysis	1529
S. Tsukiyama and M. Fukui	

An Approach for Dynamic Selection of Synthesis Transformations Based on Markov Decision Processes	1533
T. Welp and A. Kuehlmann	

Modeling Circuit Performance Variations Due to Statistical Variability: Monte Carlo Static Timing Analysis	1537
M. Merrett, P. Asenov, Y. Wang, M. Zwolinski, D. Reid, C. Millar, S. Roy, Z. Liu, S. Furber and A. Asenov	

12.1 INTELLIGENT ENERGY MANAGEMENT PANEL SESSION – The Role of the EDA Community in the Future of World Energy Supply and Conservation?

Moderators: P.K. Wright, UC Berkeley, US; P. Mitcheson, Imperial College, UK

What Does the Power Industry Need from the EDA Industry and What Is the EDA Industry Doing About It?.....	1541
P.K. Wright	

Panelists: L. Bomhold, T. Green, A. Ephrimides, C. Blumstein

12.2 Design and Run-Time Support for Dynamic Reconfigurability

Moderators: P. Lysaght, Xilinx, US; F. Ferrandi, Politecnico di Milano, IT

Fast Startup for Spartan-6 FPGAs Using Dynamic Partial Reconfiguration	1542
J. Meyer, J. Noguera, M. Huebner, L. Braun, O. Sander, R.M. Gil, R. Stewart and J. Becker	
Loop Distribution for K-Loops on Reconfigurable Architectures	1548
O.S. Dragomir and K. Bertels	
mRTS: Run-Time System for Reconfigurable Processors with Multi-Grained Instruction-Set Extensions	1554
W. Ahmed, M. Shafique, L. Bauer and J. Henkel	

12.3 Reliability and Error Tolerance in Logic Synthesis

Moderators: S. Nowick, Columbia U, US; A. Yakovlev, Newcastle U, UK

Reliability-Driven Don't Care Assignment for Logic Synthesis	1560
A. Zukoski, M.R. Choudhury and K. Mohanram	
A New Circuit Simplification Method for Error Tolerant Applications	1566
D. Shin and S.K. Gupta	
Aging-Aware Timing Analysis and Optimization Considering Path Sensitization	1572
K.-C. Wu and D. Marculescu	

12.4 Multilevel Simulation and Validation

Moderators: A. Acquaviva, Politecnico di Torino, IT; E. Aboulhamid, Montreal U, CA

Efficient Parameter Variation Sampling for Architecture Simulations	1578
F. Lu, R. Joseph, G. Trajcevski and S. Liu	
Temporal Parallel Simulation: A Fast Gate-Level HDL Simulation Using Higher Level Models	1584
D. Kim, M. Ciesielski, K. Shim and S. Yang	
A Unified Methodology for Pre-Silicon Verification and Post-Silicon Validation	1590
A. Adir, S. Coptly, S. Landa, A. Nahir, G. Shurek, A. Ziv, C. Meissner and J. Schumann	
Efficient Validation Input Generation in RTL by Hybridized Source Code Analysis	1596
L. Liu and S. Vasudevan	
An Efficient and Scalable STA Tool with Direct Path Estimation and Exhaustive Sensitization Vector Exploration for Optimal Delay Computation	1602
S. Barcelo, X. Gili, S. Bota and J. Segura	

12.5 Error Correction and Resilience

Moderators: J. Abella, Barcelona Supercomputing Center, ES; D. Gizopoulos, Piraeus U, GR

A Confidence-Driven Model for Error-Resilient Computing	1608
C.-H. Chen, Y. Kim, Z. Zhang, D. Blaauw, D. Sylvester, H. Naeimi and S. Sandhu	
Eliminating Speed Penalty in ECC Protected Memories	1614
M. Nicolaidis, T. Bonnoit and N.-E. Zergainoh	
Error Correcting Code Analysis for Cache Memory High Reliability and Performance	1620
D. Rossi, N. Timoncini, M. Spica and C. Metra	

Error Prediction Based on Concurrent Self-Test and Reduced Slack Time	1626
V. Gherman, J. Massas, S. Evain, S. Chevobbe and Y. Bonhomme	
 12.6 Security Modules from Layout to Network-on-Chip	
Moderators: L. Fesquet, TIMA Laboratory, FR; V. Fischer, St. Etienne U, FR	
Physically Unclonable Functions for Embedded Security Based on Lithographic Variation	1632
A. Sreedhar and S. Kundu	
RON: An On-Chip Ring Oscillator Network for Hardware Trojan Detection	1638
X. Zhang and M. Tehranipoor	
Arithmetic Logic Units with High Error Detection Rates to Counteract Fault Attacks	1644
M. Medwed and S. Mangard	
Data-Oriented Performance Analysis of SHA-3 Candidates on FPGA Accelerated Computers	1650
Z. Chen, X. Guo, A. Sinha and P. Schaumont	
 12.7 HOT TOPIC – Sustainability through Massively Integrated Computing: Are We Ready to Break the Energy Efficiency Wall for Single-Chip Platforms?	
Moderator: N. Nicolici, McMaster U, CA	
Sustainability through Massively Integrated Computing: Are We Ready to Break the Energy Efficiency Wall for Single-Chip Platforms?	1656
P. Pande, F. Clermidy, D. Puschini, I. Mansouri, P. Bogdan, R. Marculescu and A. Ganguly	
 12.8 HOT TOPIC – Synthesis Supported Increase of Efficiency in Analog Design	
Moderator: R. Sommer, TU Ilmenau, DE	
Automated Constraint-Driven Topology Synthesis for Analog Circuits	1662
O. Mitea, M. Meissner, L. Hedrich and P. Jores	
A New Method for Automated Generation of Compensation Networks – The EDA Designer Finger	1666
R. Sommer, D. Krausse, E. Hennig, E. Schaefer and C. Sporrer	
Strategies for Initial Sizing and Operating Point Analysis of Analog Circuits	1672
V. Boos, J. Nowak, M. Sylvester, S. Henker, S. Höppner, H. Grimm, D. Krausse and R. Sommer	
Generator Based Approach for Analog Circuit and Layout Design and Optimization	1675
A. Graupner, R. Jancke and R. Wittmann	
 Author Index	 1681