

Forum on Specification & Design Languages 2010

(FDL 2010)

IET Seminar Digests 2010/2

**Southampton, United Kingdom
14-16 September 2010**

ISBN: 978-1-61782-817-1

Printed from e-media with permission by:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571



Some format issues inherent in the e-media version may also appear in this print version.

Copyright© (2010) by the Institution of Engineering and Technology
All rights reserved.

Printed by Curran Associates, Inc. (2011)

For permission requests, please contact the Institution of Engineering and Technology
at the address below.

Institution of Engineering and Technology
P. O. Box 96
Stevenage, Hertfordshire
U.K. SG1 2SD

Phone: 01-441-438-767-328-328
Fax: 01-441-438-767-328-375

www.theiet.org

Additional copies of this publication are available from:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: 845-758-0400
Fax: 845-758-2634
Email: curran@proceedings.com
Web: www.proceedings.com

TABLE OF CONTENTS

LBSD1: Inheritance and Modelling	1
<i>Peter Flake, Daniel Grosse</i>	
Modeling Time-Triggered Architecture Based Safety-Critical Embedded Systems Using SystemC	2
<i>J. Perez, C. F. Nicolas, R. Obermaisser, C. El Salloum</i>	
A Solution to the Lack of Multiple Inheritance in SystemVerilog	8
<i>D. Rich</i>	
Feature-oriented Refactoring Proposal for Transaction Level Models in SoCLib	14
<i>Jun Ye, Qingping Tan, Tun Li, Bin Wu, Yuanru Meng</i>	
ABD1: Formal Models for Verification and Debug	20
<i>Dominique Borrione</i>	
Complete Verification of Weakly Programmable IPs Against Their Operational ISA Model	21
<i>S. Loitz, M. Wedler, D. Stoffel, C. Brehm, W. Kunz, N. Wehn</i>	
Evaluating Debugging Algorithms from a Qualitative Perspective	29
<i>A. Finder, G. Fey</i>	
Mapping of Concurrent Object-oriented Models to Extended Real-time Task Networks	35
<i>M. Bütiker, K. Grüttner, P. A. Hartmann, I. Stierand</i>	
LBSD2: Power and Performance Optimisation	41
<i>Daniel Grosse, Kim Grüttner</i>	
A Tripartite System Level Design Approach for Design Space Exploration	42
<i>P. Brunmayr, J. Haase, C. Grimm</i>	
Towards an ESL Framework for Timing and Power Aware Rapid Prototyping of HW/SW Systems	48
<i>K. Grüttner, K. Hylla, S. Rosinger, W. Nebel</i>	
Reconstructing Line References from Optimized Binary Code for Source-level Annotation	54
<i>S. Stattelmann, A. Viehl, O. Bringmann, W. Rosenstiel</i>	
ABD Tutorial: Robustness	60
<i>Emmanuelle Encrenaz</i>	
Early Robustness Evaluation of Digital Integrated Systems	61
<i>R. Leveugle</i>	
Bounded Fault Tolerance Checking	63
<i>A. Sulflow, G. Fey, R. Drechsler</i>	
Robustness with Respect to Error Specifications	64
<i>B. Jobstmann</i>	
ABD+LBSD: Formal Models for Design Analysis	65
<i>Harry Foster</i>	
Formal Support for Untimed SystemC Specifications. Application to High-level Synthesis	66
<i>E. Villar, F. Herrera, V. Fernández</i>	
Formal Verification of Timed VHDL Programs	72
<i>A. Bara, P. Bazargan-Sabet, R. Chevallier, E. Encrenaz, D. Ledu, P. Renault</i>	
Tiny-pi: A Novel Formal Method for Specification, Analysis, and Verification of Dynamic Partial Reconfiguration Processes	78
<i>A. Seffrin, A. Biedermann, S. A. Huss</i>	
Modeling of Communication Infrastructure for Design-Space Exploration	84
<i>F. Fummi, G. Lovato, D. Quaglia, F. Stefanni</i>	
EAMS1: More SystemC for 'More and Moore'	90
<i>Axel Jantsch, Marie Minerve Louerat</i>	
Mixed-level Simulation of Wireless Sensor Networks	91
<i>J. Haase, M. Lang, C. Grimm</i>	
SystemC-A Modelling of Mixed-Technology Systems with Distributed Behaviour	97
<i>Chenxu Zhao, T. J. Kazmierski</i>	
Mixed Signal Simulation with SystemC and Saber	103
<i>T. Kirchner, N. Bannow, C. Kerstan, C. Grimm</i>	
HetMoC: Heterogeneous Modelling in SystemC	109
<i>Jun Zhu, I. Sander, A. Jantsch</i>	
LBSD3: Efficient Analysis and Simulation of SystemC Models	115
<i>Daniel Grosse, Kim Grüttner</i>	
A Theoretical and Experimental Review of SystemC Front-ends	116
<i>K. Marquet, M. Moy, B. Karkare</i>	

A Dynamic Load Balancing Method for Parallel Simulation of Accuracy Adaptive TLMs	122
<i>R. S. Khaligh, M. Radetzki</i>	
Modeling Technique for Simulation Time Speed-up of Performance Computation in Transaction Level Models	128
<i>S. Le Nours, A. Barreteau, O. Pasquier</i>	
SystemC Architectural Transaction Level Modelling for Large NoCs	134
<i>M. Hosseinabady, J. L. Nunez-Yanez</i>	
EAMS2: Analog and Mixed-Technology System Design	140
<i>Joachim Haase, Peter Wilson</i>	
Bottom-up Verification Methodology for CMOS Photonic Linear Heterogeneous System	141
<i>Bo Wang, I. O'Connor, E. Drouard, L. Labrak</i>	
VHDL-AMS Model of RF-Interconnect System for Global On-Chip Communication	147
<i>M. Rouvière, E. Bourdel, S. Quintanel, B. Granado</i>	
Towards Abstract Analysis Techniques for Range Based System Simulations	151
<i>F. Schupfer, M. Kärger, C. Grimm, M. Olbrich, E. Barke</i>	
Genetic-based High-level Synthesis of Sigma-Delta Modulator in SystemC-A	157
<i>Chenxu Zhao, T. J. Kazmierski</i>	
LBSD4: Synthesis for SoC and Beyond	162
<i>Eugenio Villar, Peter Flake</i>	
Synthesis of Glue Logic, Transactors, Multiplexors and Serialisers from Protocol Specifications	163
<i>D. J. Greaves, M. J. Nam</i>	
Exercises in Architecture Specification Using C-lambda-aSH	170
<i>J. Kuper, C. Baaij, M. Kooijman, M. Gerards</i>	
SyReC: A Programming Language for Synthesis of Reversible Circuits	176
<i>R. Wille, S. Offermann, R. Drechsler</i>	
UMES1: Model Driven Approaches for the Development of Embedded Systems	182
<i>Robert De Simone, Mauro Prevostini</i>	
Functional Abstractions for UML Activity Diagrams	183
<i>M. Brettschneider, T. Häberlein</i>	
Formal Foundations for MARTE-SystemC Interoperability	189
<i>P. Peñil, F. Herrera, E. Villar</i>	
An Architecture for Deploying Model Based Testing in Embedded Systems	195
<i>P. Iyengar, C. Westerkamp, J. Wuebbelmann, E. Pulvermueller</i>	
SystemC AMS Extensions	201
<i>Karsten Einwich</i>	
Towards High-level Executable Specifications of Heterogeneous Systems with SystemC-AMS: Application to a Manycore PCR-CE Lab on Chip for DNA Sequencing	202
<i>F. Pêcheux, A. Habib</i>	
Modeling Switched Capacitor Sigma Delta Modulator Nonidealities in SystemC-AMS	208
<i>S. Adhikari, C. Grimm</i>	
Design of Experiments for Reliable Operation of Electronics in Automotive Applications	214
<i>M. Rafaila, C. Decker, C. Grimm, J. Kirscher, G. Pelz</i>	
Using SystemC AMS for Heterogeneous Systems Modelling at TIER-1 Level	220
<i>T. Arndt, T. Uhle, K. Einwich, I. Neumann</i>	
An Accelerated Mixed-signal Simulation Kernel for SystemC	226
<i>D. Zaum, S. Hoelldampf, M. Olbrich, E. Barke, I. Neumann</i>	
UMES2: Time Modelling with MARTE	232
<i>Frédéric Mallet</i>	
Logical Time at Work: Capturing Data Dependencies and Platform Constraints	233
<i>C. Glietta, J. Deantoni, F. Mallet</i>	
Author Index	