

4th IFAC Workshop on Discrete-Event System Design 2009

**Gandia, Spain
6 – 8 October 2009**

Editors:

Marian Adamski

Alfredo Rosado Munoz

Marek Wegrzyn

ISBN: 978-1-61782-862-1

Printed from e-media with permission by:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571



Some format issues inherent in the e-media version may also appear in this print version.

Copyright© (2009) by Elsevier Limited
All rights reserved.

Printed by Curran Associates, Inc. (2011)

For permission requests, please contact the publisher, Elsevier Limited
at the address below.

Elsevier Limited
The Boulevard, Langford Lane
Kidlington OX5 1GB, United Kingdom

Phone: +44 (0)1865 844640
Fax: +44 (0)1865 843912

Email: eurobkinfo@elsevier.com

Additional copies of this publication are available from:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: 845-758-0400
Fax: 845-758-2634
Email: curran@proceedings.com
Web: www.proceedings.com

CONTENTS

FORMAL METHODS IN DIGITAL DESIGN

Straight encoding method of supervisor implementation for structured discrete dynamic event system	1
<i>A. A. Ambartsumyan, E. E. Tomilin, S. A. Branishtov</i>	
A High Level Modeling Approach for Reconfigurable System Architecting.....	7
<i>L. Dorie, O. Pasquier, S. Le Nours, J. F. Diouris</i>	
Algebra-Logical Diagnosis and Repair Method for SoC Memory	13
<i>V. Hahanov, E. Litvinova, O. Guz, T. Yves</i>	
Partitioning of Mealy Finite State Machines	19
<i>A. Bukowiec, L. Gomes</i>	
Minimizing the number of PAL macrocells for Moore FSM	25
<i>A. Barkalov, L. Titarenko, S. Chmielewski</i>	
A System Level Design Flow for Embedded Systems based on Model of Computation Mappings	30
<i>H. G. Molter, F. Madlener, S. A. Huss</i>	
Supervisory control in structured dynamic discrete-event systems	36
<i>A. Ambartsumyan</i>	
Algebra-Logical Fault Diagnosis Method For SOC Functional Blocks	42
<i>V. Hahanov, S. Chumachenko, W. Gharibi, N. Ch. Umerah</i>	
Analysis of Concurrent Discrete Systems by Means of Reduced Reachability Graphs	49
<i>A.G. Karatkevich</i>	

DESIGN AND VERIFICATION

Dynamic partial reconfiguration of CPU-s for Programmable Logic Controllers executing control programs developed in the Ladder Diagram language	55
<i>M. Chmiel, J. Mocha, D. Kania, E. Hrynkiewicz</i>	
Smoothing and simplification algorithm for Computer Aided Manufacturing paths with complex curves	61
<i>J. Lamas, A. Ramil, A. Yañez</i>	
A Comparative Analysis of two Verification Techniques for DEDS: Model Checking versus Model-based Testing	66
<i>R. P. Pontes, M. Essado, P. C. Véras, A. M. Ambrosio, E. Villani</i>	

PETRI NETS AND INDUSTRIAL CONTROL

Representation of the State of Timed-Place Petri Nets Using Stretching	72
<i>A. Aybar, A. Iftar</i>	
Ladder diagram implementation of Control Interpreted Petri Nets: a state equation approach	78
<i>M. V. Moreira, D. S. Botelho</i>	
Digital System Design Process Automation Using Place/Transition Petri Nets.....	84
<i>N. Marranghello, A. C. R. da Silva, A. S. Pereira</i>	
Apnea Detection Using Cardiac Rhythm and its Hardware Implementation	90
<i>J. Guerrero-Martinez, A. Rosado-Muñoz, M. Bataller-Mompean, F. Megía-Marco, C. Molinos-Solsona</i>	
Enhanced Interpreted Petri Nets for Industrial Processes	95
<i>E. M. Al-Hajri, J. A. Rossiter</i>	
Firmware Optimization for Embedded Logic Control.....	102
<i>V. Dvorak, P. Mikusek</i>	

DIGITAL COMMUNICATION SYSTEMS

Communication with autonomous mobile vehicles	108
<i>J. Bayer, J. Bílek, P. Heinrich, J. Mareček, J. Bittner, M. Miroslav, O. Zeman, J. Zemánek, O. Santin</i>	
Bit accurate timing analysis on a frame based CAN model.....	114
<i>M. Müller, J. Klöckner, W. Fengler</i>	
Certificate Based Security at Device Level of Automation System	120
<i>O. Post, J. Sepälä, H. Koivisto</i>	
Performance Analysis of Reconfigurable Clusters to Design Good Error Correcting Codes in Communications.....	125
<i>J. A. Gómez-Pulido, M. A. Vega-Rodríguez, J. M. Sánchez-Pérez</i>	

DIGITAL SYSTEMS

Shared Memory Networks On Chip Architecture.....	131
<i>P. Dziurzanski, Ł. Tyczynski, T. Maka</i>	
RecDEVS: A Comprehensive Model of Computation for Dynamically Reconfigurable Hardware Systems.....	137
<i>F. Madlener, A. Biedermann, S. A. Huss</i>	
Remote, web-based laboratory for Programmable Logic Devices	143
<i>P. Iskra, A. Rosado-Muñoz</i>	

ARTIFICIAL INTELLIGENCE AND ADAPTIVE SYSTEMS

Adaptive algorithms robust to impulsive noise with low computational cost using Order Statistic	149
<i>E. Soria, J. D. Martín, A. J. Serrano, R. Magdalena, M. Martínez, J. Gómez-Sanchis</i>	
Digital Controller Design Based on Logic Neural Networks	154
<i>E. Pop, M. Leba</i>	

LOGIC SYNTHESIS

ASMs in High Level Synthesis of EDA tool Abelite	160
<i>S. Baranov</i>	
Frequency Multiplication with Utilisation of Walsh Functions.....	166
<i>E. Hrynkiewicz</i>	
A notion of r-admissibility and its application in logic synthesis	172
<i>G. Borowik, T. Łuba, P. Tomaszewicz</i>	
Multi-Level Implementation of Asynchronous Logic Using Two-Level Nodes	178
<i>I. Lemberski, P. Fišer</i>	
Statechart Diagrams Implementation in FPGA Structures in Embedded Memory Blocks.....	184
<i>G. Łabiak, G. Borowik</i>	
Hardware Implementation of a Robust Adaptive Filter: Two Approaches based in High-Level Synthesis Design Tool.....	190
<i>M. Bataller-Mompean, A. Rosado-Muñoz, E. Soria-Olivas, J. Guerrero-Martínez, J. Vila-Francés</i>	

RECONFIGURABLE EMBEDDED SYSTEMS

Design of Reconfigurable Logic Controllers from Petri Net-based specifications.....	195
<i>M. Adamski, M. Węgrzyn</i>	
Synthesis of Microprogram Control Unit with Control Microinstructions	201
<i>A. Barkalov, L. Titarenko, J. Bieganowski</i>	

Analysis of Resource Utilization in Compositional Microprogram Control Unit with Elementary Operational Linear Chains.....	205
<i>M. Kłopieńczyk, L. Titarenko</i>	
Modeling of production processes using UML and Petri nets.....	209
<i>A. Lasota, A. G. Karatkevich</i>	
Reconfiguration Strategy for FPGA Dependability Characteristics Improvement based on Stochastic Petri Net	215
<i>M. Kohlik, H. Kubátová</i>	
Embedded WWW Server in Wireless Sensor Networks	220
<i>I. Grobelna, M. Grobelny, A. Węgrzyn, M. Węgrzyn</i>	