4th IFAC Workshop on Discrete-Event System Design 2009

Gandia, Spain 6 – 8 October 2009

Editors:

Marian Adamski Alfredo Rosado Munoz Marek Wegrzyn

ISBN: 978-1-61782-862-1

Printed from e-media with permission by:

Curran Associates, Inc. 57 Morehouse Lane Red Hook, NY 12571



Some format issues inherent in the e-media version may also appear in this print version.

Copyright© (2009) by Elsevier Limited All rights reserved.

Printed by Curran Associates, Inc. (2011)

For permission requests, please contact the publisher, Elsevier Limited at the address below.

Elsevier Limited The Boulevard, Langford Lane Kidlington OX5 1GB, United Kingdom

Phone: +44 (0)1865 844640 Fax: +44 (0)1865 843912

Email: eurobkinfo@elsevier.com

Additional copies of this publication are available from:

Curran Associates, Inc. 57 Morehouse Lane Red Hook, NY 12571 USA Phone: 845-758-0400 Fax: 845-758-2634 Email: curran@proceedings.com Web: www.proceedings.com

CONTENTS

FORMAL METHODS IN DIGITAL DESIGN

Straight encoding method of supervisor implementation for structured discrete dynamic event system	1
A High Level Modeling Approach for Reconfigurable System Architecting L. Dorie, O. Pasquier, S. Le Nours, J. F. Diouris	7
Algebra-Logical Diagnosis and Repair Method for SoC Memory V. Hahanov, E. Litvinova, O. Guz, T. Yves	13
Partitioning of Mealy Finite State Machines A. Bukowiec, L. Gomes	19
Minimizing the number of PAL macrocells for Moore FSM	25
A System Level Design Flow for Embedded Systems based on Model of Computation Mappings H. G. Molter, F. Madlener, S. A. Huss	30
Supervisory control in structured dynamic discrete-event systems	36
Algebra-Logical Fault Diagnosis Method For SOC Functional Blocks V. Hahanov, S. Chumachenko, W. Gharibi, N. Ch. Umerah	42
Analysis of Concurrent Discrete Systems by Means of Reduced Reachability Graphs	49

DESIGN AND VERIFICATION

Dynamic partial reconfiguration of CPU-s for Programmable Logic Controllers executing control programs developed in the Ladder Diagram language	55
Smoothing and simplification algorithm for Computer Aided Manufacturing paths with complex curves J. Lamas, A. Ramil, A. Yañez	61
A Comparative Analysis of two Verification Techniques for DEDS: Model Checking versus Model-based Testing R. P. Pontes, M. Essado, P. C. Véras, A. M. Ambrosio, E. Villani	66

PETRI NETS AND INDUSTRIAL CONTROL

Representation of the State of Timed-Place Petri Nets Using Stretching	72
Ladder diagram implementation of Control Interpreted Petri Nets: a state equation approach	78
Digital System Design Process Automation Using Place/Transition Petri Nets N. Marranghello, A. C. R. da Silva, A. S. Pereira	
Apnea Detection Using Cardiac Rhythm and its Hardware Implementation J. Guerrero-Martínez, A. Rosado-Muñoz, M. Bataller-Mompean, F. Megía-Marco, C. Molinos-Solsona	90
Enhanced Interpreted Petri Nets for Industrial Processes	95
Firmware Optimization for Embedded Logic Control V. Dvorak, P. Mikusek	

DIGITAL COMMUNICATION SYSTEMS

Communication with autonomous mobile vehicles	108
Bit accurate timing analysis on a frame based CAN model M. Müller, J. Klöckner, W. Fengler	114
Certificate Based Security at Device Level of Automation System O. Post, J. Sepälä, H. Koivisto	120
Performance Analysis of Reconfigurable Clusters to Design Good Error Correcting Codes in Communications J. A. Gómez-Pulido, M. A. Vega-Rodriguez, J. M. Sánchez-Pérez	125
DIGITAL SYSTEMS	
Shared Memory Networks On Chip Architecture P. Dziurzanski, Ł. Tyczynski, T. Maka	131
RecDEVS: A Comprehensive Model of Computation for Dynamically Reconfigurable Hardware Systems	137
Remote, web-based laboratory for Programmable Logic Devices P. Iskra, A. Rosado-Muñoz	143

ARTIFICIAL INTELLIGENCE AND ADAPTIVE SYSTEMS

Adaptive algorithms robust to impulsive noise with low computational cost using Order Statistic	
Digital Controller Design Based on Logic Neural Networks	

LOGIC SYNTHESIS

ASMs in High Level Synthesis of EDA tool Abelite	160
Frequency Multiplication with Utilisation of Walsh Functions E. Hrynkiewicz	166
A notion of r-admissibility and its application in logic synthesis G. Borowik, T. Łuba, P. Tomaszewicz	172
Multi-Level Implementation of Asynchronous Logic Using Two-Level Nodes	178
Statechart Diagrams Implementation in FPGA Structures in Embedded Memory Blocks G. Łabiak, G. Borowik	184
Hardware Implementation of a Robust Adaptive Filter: Two Approaches based in High-Level Synthesis Design Tool M. Bataller-Mompean, A. Rosado-Muñoz, E. Soria-Olivas, J. Guerrero-Martínez, J. Vila-Francés	190

RECONFIGURABLE EMBEDDED SYSTEMS

Design of Reconfigurable Logic Controllers from Petri Net-based specifications	195
M. Adamski, M. Węgrzyn	
Synthesis of Microprogram Control Unit with Control Microinstructions A. Barkalov, L. Titarenko, J. Bieganowski	201

Analysis of Resource Utilization in Compositional Microprogram Control Unit with Elementary Operational Linear Chains	. 205
Modeling of production processes using UML and Petri nets	. 209
Reconfiguration Strategy for FPGA Dependability Characteristics Improvement based on Stochastic Petri Net M. Kohlík, H. Kubátová	. 215
Embedded WWW Server in Wireless Sensor Networks I. Grobelna, M. Grobelny, A. Węgrzyn, M. Węgrzyn	. 220