

2009 17th IFIP International Conference on Very Large Scale Integration

(VLSI-SoC 2009)

**Florianopolis, Brazil
12-14 October 2009**



**IEEE Catalog Number: CFP09LSI-PRT
ISBN: 978-1-4577-0237-2**

Table of Contents

Foreword	vii
Committees.....	viii
 Keynote Speech: Flexibility/Cost Trade-Off in Wireless Baseband Processing.....	1
<i>Norbert Wehn</i>	
 Keynote Speech: Agile Wireless Systems: Design Trends, Technologies, and Challenges	2
<i>P. A. Subrahmanyam</i>	
 Keynote Speech: Emerging Technologies and Nanoscale Computing Fabrics	3
<i>Ian O'Connor</i>	
 Invited Talk: Challenges and Emerging Technologies for System Integration Beyond the End of the Roadmap of nano-CMOS.....	4
<i>Sergio Bampi</i>	
 A New Method for Significance Map Decoding Acceleration in the CABAD Regular Hardware Engine	5
<i>Dieison Antonello Deprá and Sergio Bampi</i>	
 Enhancing Electromagnetic Attacks using Spectral Coherence based Cartography.....	11
<i>Amine Dehbaoui, Victor Lomne, Philippe Maurine, Lionel Torres and Michel Robert</i>	
 Power Macro-Modelling using an Iterative LS-SVM Method.....	17
<i>Antonio Gusmao, L. Miguel Silveira and Jose Monteiro</i>	
 Electromigration Failure Development in Modern Dual-Damascene Interconnects	23
<i>Roberto Lacerda de Orio, Hajdin Ceric, Johann Cervenka and Siegfried Selberherr</i>	
 Complexity Reduction for Analog Circuit Performance Models Using Random Forests	29
<i>Tsau-Shuan Wu, Cengiz Alkan and Tom Chen</i>	
 Modeling and Dynamic Management of 3D Multicore Systems with Liquid Cooling	35
<i>Ayşe K. Coskun, Jose Ayala, David Atienza and Tajana Simunic Rosing</i>	
 VIPRO-MP: a virtual prototype for multiprocessor architectures based on the SimpleScalar	41
<i>Maxiwell Garcia, Marcelo Schuck and Marcio Oyamada</i>	
 Adaptive Reduced Bit-width Instruction Set Architecture (adapt-rISA).....	47
<i>Sandro Soares, Ashok Halambi, Aviral Shrivastava, Flávio Wagner and Nikil Dutt</i>	

Power-Aware Branch Target Prediction Using a New BTB Architecture	53
<i>Hadi Sadeghi, Hamid Sarbazi-Azad and Hamid R. Zarandi</i>	
FSM-Controlled Architectures for Linear Invasion.....	59
<i>Farhadur Arifin, Richard Membarth, Abdulazim Amouri, Frank Hannig and Jürgen Teich</i>	
Fast Thermal-Aware Floorplanning using White-Space Optimization	65
<i>Sheldon Logan and Matthew Guthaus</i>	
Investigating Runtime Task Mapping for NoC-based Multiprocessor SoCs	71
<i>Ewerson Carvalho, Ney Calazans and Fernando Moraes</i>	
Structural Heuristics for SAT-based ATPG.....	77
<i>Daniel Tille, Stephan Eggersglüß, Hoang M. Le and Rolf Drechsler</i>	
SynthHorus: Highly Efficient Automatic Synthesis from PSL to HDL.....	83
<i>Yann Oddos, Katell Morin-Allory and Dominique Borrione</i>	
On-Chip Timing Slack Monitoring.....	89
<i>Bettina Rebaud, Marc Belleville, Edith Beigne, Michel Robert, Philippe Maurine and Nadine Azemard</i>	
Energy Efficiency of SISO Algorithms for Turbo-Decoding Message-Passing LDPC Decoders	95
<i>Erick Amador, Vincent Rezard and Renaud Pacalet</i>	
Clocked and Asynchronous FIFO Characterization and Comparison.....	101
<i>Ho Suk Han and Kenneth Stevens</i>	
Multipath Routing in Time-Division-Multiplexed Networks on Chip.....	109
<i>Radu Stefan and Kees Goossens</i>	
Crosstalk fault tolerant NoC – design and evaluation	115
<i>Alzemiro Lucas and Fernando Moraes</i>	
A Multistep Extrapolated S-Parameter Model for Arbitrary On-Chip Interconnect Structures	121
<i>Petru B. Bacinschi and Manfred Glesner</i>	
Performance and Energy Evaluation of Memory Hierarchies in NoC-based MPSoCs under Latency	127
<i>Gustavo Girão, Daniel Barcelos and Flávio Rech Wagner</i>	
Managing QoS Flows at Task Level in NoC-Based MPSoCs	133
<i>Everton Carara, Ney Calazans and Fernando Moraes</i>	
Optimal Multi-Processor SoC Thermal Simulation via Adaptive Differential Equation Solvers.....	139
<i>Francesco Zanini, David Atienza, Ayse Kivilcim Coskun and Giovanni De Micheli</i>	

Support Vector Machine Coverage Driven Verification for Communication Cores	147
<i>Edgar Romero, Raul Acosta, Marius Strum and Jiang Chau Wang</i>	
Observability-based Coverage-directed Path Search using PBO for Automatic Test Vector Generation.....	153
<i>José Costa and José Monteiro</i>	
GenerateRCS: A High-Level Design Tool for Generating Reconfigurable Computing Systems	159
<i>Diana Goehringer, Jan Luhmann and Juergen Becker</i>	
Highly Efficient Reconfigurable Routers in Networks-on-Chip	165
<i>Debora Matos, Caroline Concatto, Luigi Carro, Altamiro Susin, Marcio Kreutz and Fernanda Kastensmidt</i>	
Proposal of Instruction Level Modeling for Dynamically Reconfigurable Processor using SystemC	171
<i>Junji Kitamichi</i>	
Harmonic Distortion Induced by the Lambda-Effect in MOSFET Current Mirrors.....	175
<i>Peterson R. Agostinho and Jader A. De Lima</i>	
A Study on WK-recursive Topology Using gpNoCsim++ Simulator and Comparison to Other Topologies.....	181
<i>Mohammad Ali Jabrail Jamali, Hadi Bahrbeigi, Amir Azimi Alasti Ahrabi and Mehdi Bahrbeigi</i>	
Scaling of Advanced Floating Body Z-RAM Storage Cells: A Modeling Approach.....	185
<i>Viktor Sverdlov and Siegfried Selberherr</i>	
Cost-Effective Multiresolution Motion Estimation Algorithm for Rate Distortion Optimized High Definition Video Encoder	189
<i>Hai Bing Yin, Xiu Min Wang and Zhe Lei Xia</i>	
A multi-objective adaptive immune algorithm for NoC mapping.....	193
<i>Martha Johanna Sepúlveda Flórez, Marius Strum and Wang Jiang Chau</i>	
Hierarchical Analog Layout Migration with Pcells	197
<i>João Serras and L. Miguel Silveira</i>	
A Parallel-Segmented Architecture for Low Power Content-Addressable Memory	203
<i>Ka Fai Ng and Kenneth Hsu</i>	
IVM: An Interoperable Verification Methodology for Iterative and Incremental Digital System Design.....	207
<i>Bruno Prado, Edna Barros, Gabriela Clemente, Luciano Silva, Adelmário Junior and Rômulo Bruno</i>	
Macro-modeling of analog blocks for SystemC-AMS simulation: A chemical sensor case-study	211
<i>Fabio Cenni, Emmanuel Simeu and Salvador Mir</i>	

BIST for Strongly-Indicating Asynchronous Circuits	215
<i>Deepali Koppad and Aris Efthymiou</i>	
Introduction of a Zonal Search Strategy for SVC Inter-Layer Prediction Module	219
<i>Ronaldo Husemann, Valter Roesler and Altamiro Susin</i>	
BrownPepper: a SystemC-based Simulator for Performance Evaluation of Networks-on-Chip	223
<i>Jaison Bruch, Magnos Pizzoni and Cesar Zeferino</i>	
Architectural Exploration of Forward 4x4 Hadamard Transform Applied to H.264/AVC Video Compression Standard.....	227
<i>André Silva, João Altermann, Sérgio Almeida and Eduardo Costa</i>	
Design Approach for a Low Power Video Decoder	231
<i>Elmar Uwe Kurt Melcher, Henrique Nascimento Cunha, Maria de Lourdes Nascimento, Fabrício Gutemberg Lélis de Melo and Matheus Bezerra Estrela Rodrigues</i>	
A Dynamic Reconfiguration Approach for Accelerating Highly Defective Processors	235
<i>Monica Pereira and Luigi Carro</i>	
Tradeoffs of FPGA Design of Floating-point Transcendental Functions	239
<i>Daniel M. Muñoz, Diego F. Sánchez, Carlos H. Llanos and Mauricio Ayala-Rincon</i>	
Efficient Hardware Design for the Upsampling in the H.264/SVC Scalable Video Coding Extension	243
<i>Tháísa Silva, Fabiane Rediess, Luciano Agostini, Altamiro Susin and Sergio Bampi</i>	
Author Index.....	247