

# **2011 IEEE Custom Integrated Circuits Conference**

**(CICC 2011)**

**San Jose, California, USA  
19 – 21 September 2011**



**IEEE Catalog Number: CFP11CIC-PRT**  
**ISBN: 978-1-4577-0222-8**

# TABLE OF CONTENTS

## SESSION 2 - ENHANCED MODELING TECHNIQUES

<b>Characterization and Analysis of Gate-All-Around Si Nanowire Transistors for Extreme Scaling</b> .....	1
<i>Ru Huang, Runsheng Wang, Jing Zhuge, Changze Liu, Tao Yu, Liangliang Zhang, Xin Huang, Yujie Ai, Jinbin Zou, Yuchao Liu, Jiewen Fan, Huailin Liao, Yangyuan Wang</i>	
<b>Broadband Compact Model for On-Chip mm-Wave Transformers and Baluns with Emphasis on Capacitive Coupling Effects</b> .....	9
<i>Yang Tang, Zuochang Ye, Yan Wang</i>	
<b>Bottom-up Digital System-level Reliability Modeling</b> .....	13
<i>N. Ruiz Amador, V. Huard, E. Pion, F. Cacho, D. Croain, V. Robert, S. Engels, P. Flatresse, L. Anghel</i>	
<b>Wafer-specific Centering of Compact Transistor Model Parameters for Advanced Technologies and Models</b> .....	17
<i>B. De Vries, A. J. Scholten, P. F. E. Rommers, M. Stoutjesdijk, D. B. M. Klaassen</i>	

## SESSION 3 - CLOCK SYNTHESIS AND CDRS

<b>Area Efficient Phase Calibration of a 1.6 GHz Multiphase DLL</b> .....	21
<i>Ankur Agrawal, Pavan Kumar Hanumolu, Gu-Yeon Wei</i>	
<b>Digital Clock and Data Recovery Circuit Design: Challenges and Tradeoffs</b> .....	25
<i>Mrunmay Talegaonkar, Rajesh Inti, Pavan Kumar Hanumolu</i>	
<b>An All-Digital PLL Synthesized from a Digital Standard Cell Library in 65nm CMOS</b> .....	33
<i>Youngmin Park, David D. Wentzloff</i>	
<b>An Open-Loop 10GHz 8-Phase Clock Generator in 65nm CMOS</b> .....	37
<i>Xiaochen Yang, Jin Liu</i>	

## SESSION 4 - WIRELESS TRANSCEIVERS IN CMOS

<b>SAW-less Software-Defined Radio Transceivers in 40nm CMOS</b> .....	41
<i>Jan Craninckx, Jonathan Borremans, Mark Engels</i>	
<b>A Dual-Channel GPS/Compass/Galileo/GLONASS Reconfigurable GNSS Receiver in 65nm CMOS</b> .....	49
<i>Nan Qi, Yang Xu, Baoyong Chi, Yang Xu, Xiaobao Yu, Xing Zhang, Zhihua Wang</i>	
<b>Complete SOC Transceiver in 0.18<math>\mu</math>m CMOS Using Q-enhanced Filtering, Sub-sampling and Injection Locking</b> .....	53
<i>Ralph Mason, Justin Fortier, Chris Devries</i>	
<b>A Wireless Sensor Node for Condition Monitoring Powered by a Vibration Energy Harvester</b> .....	57
<i>Jae Hyuk Jang, David F. Berdy, Jangjoon Lee, Dimitrios Peroulis, Byunghoo Jung</i>	

## SESSION 5 - TECHNOLOGY AND CIRCUIT DRIVERS FOR ULTRA-SCALE CMOS

<b>Design and Technology Interaction Beyond 32nm</b> .....	61
<i>Michael Clinton, Clive Bittlestone, G. Girishankar, Viet Le, Vinod Menezes</i>	
<b>Statistical Advantages of Intrinsic Channel Fully Depleted SOI MOSFETs over Bulk MOSFETs</b> .....	70
<i>Toshiro Hiramoto, Anil Kumar, Tomoko Mizutani, Jun Nishimura, Takuya Saraya</i>	
<b>28nm Metal-gate High-K CMOS SoC Technology for High-Performance Mobile Applications</b> .....	74
<i>S. H. Yang, J. Y. Sheu, M. K. Jeong, M. H. Chiang, T. Yamamoto, J. J. Liaw, S. S. Chang, Y. M. Lin, T. L. Hsu, J. R. Hwang, J. K. Ting, C. H. Wu, K. C. Ting, F. C. Yang, C. M. Liu, I. L. Wu, Y. M. Chen, S. J. Chent, K. S. Chen, J. Y. Cheng, M. H. Tsai, W. Chang, R. Chen, C. C. Chen, T. L. Lee, C. K. Lin, S. C. Yang, Y. M. Sheu, J. T. Tzeng, L. C. Lu, S. M. Jang, C. H. Diaz, Y. J. Mii</i>	

## SESSION 6 - 3D AND PHOTONIC INTERCONNECT

<b>Three Dimensional Integration - Considerations for Memory Applications</b> .....	79
<i>S. S. Iyer, T. Kirihata, J. E. Barth</i>	

<b>DRAM-on-logic Stack - Calibrated Thermal and Mechanical Models Integrated into PathFinding Flow</b> .....	86
<i>Dragomir Mилоjevic, Herman Oprins, Julien Ryckaert, Paul Marchal, Geert Van Der Plas</i>	
<b>Test Challenges for 3D Integration</b> .....	90
<i>W. R. Bottoms</i>	
<b>CDM-ESD Induced Damage in Components Using Stacked-Die Packaging</b> .....	98
<i>Nicholas Olson, Nathan Jack, Vrashank Shukla, Elyse Rosenbaum</i>	
<b>Silicon Photonics for On-Chip Interconnections</b> .....	102
<i>Alan R. Mickelson</i>	

## **SESSION 7 - HIGH SPEED WIRELINE AND OPTICAL TRANSCEIVERS**

<b>A 19 mW/Lane SerDes Transceiver for SFI-5.1 Application</b> .....	110
<i>Siavash Fallahi, Delong Cui, Deyi Pi, Rose Zhu, Greg Unruh, Marcel Lugthart, Afshin Momtaz</i>	
<b>A Monolithic 3.125 Gbps Fiber Optic Receiver Front-end for POF Applications in 65 nm CMOS</b> .....	114
<i>Yunzhi Dong, Ken Martin</i>	
<b>Addressing Link-Level Design Tradeoffs for Integrated Photonic Interconnects</b> .....	118
<i>Michael Georgas, Jonathan Leu, Benjamin Moss, Chen Sun, Vladimir Stojanovic</i>	
<b>A 7.4 Gb/s Forwarded Clock Receiver Based on First-Harmonic Injection-Locked Oscillator Using AC Coupled Clock Multiplication Unit in 0.13<math>\mu</math>m CMOS</b> .....	126
<i>Young-Ju Kim, Sang-Hye Chung, Lee-Sup Kim</i>	
<b>Low-Power 8Gb/s Near-Threshold Serial Link Receivers Using Super-Harmonic Injection Locking in 65nm CMOS</b> .....	130
<i>Kangmin Hu, Tao Jiang, Sam Palermo, Patrick Yin Chiang</i>	
<b>A 16-Gb/s Backplane Transceiver with 12-Tap Current Integrating DFE and Dynamic Adaptation of Voltage Offset and Timing Drifts in 45-nm SOI CMOS Technology</b> .....	134
<i>Gautam R. Gangasani, Chun-Ming Hsu, John F. Bulzacchelli, Sergey Rylov, Troy Beukema, David Freitas, William Kelly, Michael Shannon, Jieming Qi, Hui H. Xu, Joseph Natonio, Todd Rasmus, Jong-Ru Guo, Michael Wielgos, Jon Garlett, Michael A. Sorna, Mounir Meghelli</i>	
<b>Power-Efficient I/O Design Considerations for High-Bandwidth Applications</b> .....	138
<i>John C. Eble, Scott Best, Brian Leibowitz, Lei Luo, Robert Palmer, John Wilson, Jared Zerbe, Amir Amirkhany, Nhat Nguyen</i>	

## **SESSION 8 - SENSORS AND BIOSYSTEMS**

<b>Thermal Diffusivity Sensing: A New Temperature Sensing Paradigm</b> .....	146
<i>C. P. L. Van Vroonhoven, K. A. A. Makinwa</i>	
<b>A Self-Clocked ASIC Interface for MEMS Gyroscope with 1m<sup>o</sup>/s/<math>\sqrt</math>Hz Noise Floor</b> .....	152
<i>A. Elsayed, A. Elshennawy, A. Elmallah, A. Shaban, B. George, M. Elmala, A. Ismail, A. Wassal, M. Sakr, A. Mokhtar, M. Hafez, A. Hamed, M. Saeed, M. Samir, M. Hammad, M. Elkhoully, A. Kamal, M. Rabieah, A. Elghufaili, S. Shaibani, I. Hakami, T. Alanazi</i>	
<b>A 20 <math>\mu</math>W Contact Impedance Sensor for Wireless Body-Area-Network Transceiver</b> .....	156
<i>Kiseok Song, Joonsung Bae, Long Yan, Hoi-Jun Yoo</i>	
<b>256-site Active Neural Probe and 64-channel Responsive Cortical Stimulator</b> .....	160
<i>R. Shulyzki, K. Abdelhalim, A. Bagheri, C. M. Florez, P. L. Carlen, R. Genov</i>	
<b>Power Management Subsystem with Bi-directional DC to DC Converter for <math>\mu</math>-Power Biomedical Applications</b> .....	164
<i>Raymond E. Barnett, Ganesh K. Balachandran</i>	
<b>A Capacitor-Based AC-DC Step-Up Converter for Biomedical Implants</b> .....	168
<i>Edward K. F. Lee</i>	
<b>Fully Integrated Power-Efficient AC-to-DC Converter Design in Inductively-Powered Biomedical Applications</b> .....	172
<i>Hyung-Min Lee, Maysam Ghovanloo</i>	
<b>Noise and Bandwidth Performance of Single-Molecule Biosensors</b> .....	180
<i>J. Rosenstein, S. Sorgenfrei, K. L. Shepard</i>	

## **SESSION 9 (FORUM 1) – ENERGY MANAGEMENT: FROM DATACENTER TO HANDHELD**

<b>Energy Efficient Computing In Large Scale Systems</b> .....	187
<i>Tajana Rosing</i>	

<b>Energy Efficient Designs with Wide Dynamic Range</b> .....	188
<i>Vivek De</i>	
<b>Advances and Challenges of Computing with FPGAs</b> .....	189
<i>John Wawrzynek</i>	
<b>High-Efficient Dc-Dc Converter Design</b> .....	190
<i>Philip K T Mok</i>	

## **POSTER SESSION**

<b>A Discrete-Time Charge-Domain Filter with Bandwidth Calibration for LTE Application</b> .....	191
<i>Ming-Feng Huang</i>	
<b>A True Single SoC for UHF Mobile RFID Reader</b> .....	195
<i>Jongmoon Kim, Seokoh Yun, Wonkab Oh, Minsu Kil, Sanghyun Cho</i>	
<b>An 80% Peak Efficiency, 410mW, Single Supply Rail Powered Class-I Linear Audio Amplifier</b> .....	199
<i>Zhenfei Peng, Shanshan Yang, Yong Feng, Zhiliang Hong, Bill Liu</i>	
<b>Band-gap Circuit Design Challenges in High-performance 32-nm Technology</b> .....	203
<i>J. F. Buller, J. Fletcher, S. Meyers, M. Robinson, F. Tamayo, A. Prakash, D. Cabler</i>	
<b>Low Power and Error Resilient PN Code Acquisition Filter via Statistical Error Compensation</b> .....	207
<i>Eric P. Kim, Daniel J. Baker, Sriram Narayanan, Douglas L. Jones, Naresh R. Shanbhag</i>	
<b>0.4V SRAM with Bit Line Swing Suppression Charge Share Hierarchical Bit Line Scheme</b> .....	211
<i>Shinichi Moriwaki, Atsushi Kawasumi, Toshikazu Suzuki, Takayasu Sakurai, Shinji Miyano</i>	
<b>An Output Structure for a Bi-Modal 6.4-Gbps GDDR5 and 2.4-Gbps DDR3 Compatible Memory Interface</b> .....	215
<i>Navin K. Mishra, Manish Jain, Phuong Le, Sanku Mukherjee, Arul Sendhil, Amir Amirkhany</i>	
<b>A CMOS Image Sensor with on-chip Motion Detection and Object Localization</b> .....	219
<i>Bo Zhao, Xiangyu Zhang, Shoushun Chen</i>	
<b>Ultra Low-FOM High-Precision <math>\Delta\Sigma</math> Modulators with Fully-Clocked SO and Zero Static Power Quantizers</b> .....	223
<i>Jian Xu, Xiaobo Wu, Menglian Zhao, Rui Fan, Hanqing Wang, Xiaofen Ma, Bill Liu</i>	
<b>A New CMOS Image Sensor Readout Structure for 3D Integrated Imagers</b> .....	227
<i>Shang-Fu Yeh, Jin-Yi Lin, Chih-Cheng Hsieh, Ka-Yi Yeh, Chung-Chi Jim Li</i>	
<b>All-Digital 3-50 GHz Ultra-Wideband Pulse Generator for Short-Range Wireless Interconnect in 40nm CMOS</b> .....	231
<i>Changhui Hu, Patrick Y. Chiang</i>	
<b>A 4GS/s, 8.45 ENOB and 5.7fJ/Conversion, Digital Assisted, Sampling System in 45nm CMOS SOI</b> .....	235
<i>M. A. T Sanduleanu, S. Reynolds, J. O. Plouchart</i>	
<b>Energy-Efficient Transceiver Circuits for Short-Range On-chip Interconnects</b> .....	239
<i>Jacob Postman, Patrick Chiang</i>	
<b>A Novel Audio Playback Chip Using Digitally Driven Speaker Architecture with 80%@-10dBFS Power Efficiency, 5.5W@3.3V Supply and 100dB SNR</b> .....	243
<i>Michitaka Yoshino, Mitsuhiro Iwaide, Daigo Kuniyoshi, Hajime Ohtani, Akira Yasuda, Jun-Ichi Okamura</i>	
<b>32-nm SOI Programmable, High-bandwidth 8.0-GHz Digital PLL</b> .....	247
<i>Sanjeev K. Maheshwari, Emerson Fang, Sanjeev Aggarwal</i>	
<b>A 38.6nV/Hz<sup>0.5</sup> -59.6dB THD Dual-Band Micro- Electrode Array Signal Acquisition IC</b> .....	251
<i>Jing Guo, Jiageng Huang, Jie Yuan, Jessica Ka-Yan Law, Chi-Kong Yeung, Mansun Chan</i>	
<b>Analysis and Modeling of On-Chip Power Combiners and Their Losses in LINC Transmitters</b> .....	255
<i>Adil Koukab, Omid Talebi Amiri</i>	
<b>Programmable Phase/Frequency Generator for System Debug and Diagnosis Using The IEEE 1149.1 Test Bus</b> .....	259
<i>Tsung-Yen Tsai, Gordon W. Roberts</i>	
<b>Overlapped Inductors and Its Application on a Shared RF Front-end in a MultiStandard IC</b> .....	263
<i>Lei Feng, Ram Sadhwani, Yaron Peperovits, Christopher Hull, Jonathan Jensen</i>	
<b>A 1.0V 45nm Nonvolatile Magnetic Latch Design and Its Robustness Analysis</b> .....	267
<i>Peiyuan Wang, Xiang Chen, Yiran Chen, Hai (Helen) Li, Seung Kang, Xiaochun Zhu, Wenqing Wu</i>	
<b>A 1V 13mW Frequency-Translating <math>\Delta\Sigma</math> ADC with 55dB SNDR for a 4MHz Band at 225MHz</b> .....	271
<i>Philip M. Chopp, Anas A. Hamoui</i>	
<b>CMOS Field-Modulated Color Sensor</b> .....	275
<i>Derek Ho, Glenn Gulak, Roman Genov</i>	

## **SESSION 10 - RF BUILDING BLOCKS**

<b>A Fully Integrated Highly Linear Efficient Power Amplifier in 0.25<math>\mu</math>m BiCMOS Technology for Wireless Applications</b> .....	279
<i>H. Hedayati, M. Mobarak, G. Varin, P. Meunier, P. Gamand, E. Sánchez-Sinencio, K. Entesari</i>	
<b>A 1.9/2.4GHz Dual Band CMOS Power Amplifier with Integrated AM-PM Distortion Canceller</b> .....	283
<i>K. Onizuka, H. Isihara, M. Hosoya, S. Saigusa, O. Watanabe, S. Otaka</i>	
<b>Managing Linearity in Radio Front-Ends</b> .....	287
<i>Ranjit Gharpurey</i>	
<b>A Transformer-Based Broadband I/O Matching-Balun-T/R Switch Front-end Combo Scheme in Standard CMOS</b> .....	295
<i>Yanjie Wang, Hua Wang, Chris Hull, Shmuel Ravid</i>	
<b>A Low Conversion Loss Passive Frequency Doubler</b> .....	299
<i>Muhammad Adnan, Ehsan Afshari</i>	

## **SESSION 11 - OVER-SAMPLING CONVERTERS**

<b>An 18<math>\mu</math>W 79dB-DR 20KHz-BW MASH <math>\Delta\Sigma</math> Modulator Utilizing Self-Biased Amplifiers for Biomedical Applications</b> .....	303
<i>Le Wang, Luke Theogarajan</i>	
<b>A 75dB SNDR, 10MHz Conversion Bandwidth Stage- Shared 2-2 MASH <math>\Delta\Sigma</math> Modulator Dissipating 9mW</b> .....	307
<i>Ramin Zanbaghi, Saurabh Saxena, Gabor C. Temes, Terri S. Fiez</i>	
<b>A 1-1-1-1 MASH Delta-Sigma Modulator Using Dynamic Comparator-Based OTAs</b> .....	311
<i>Kentaro Yamamoto, Anthony Chan Carusone</i>	
<b>A Double-Sampled Low-Distortion Cascade <math>\Delta\Sigma</math> Modulator with an Adder/Integrator for WLAN Application</b> .....	315
<i>S. Lee, J. Chae, M. Aniya, S. Takeuchi, K. Hamashita, P. K. Hanumolu, G. C. Temes</i>	
<b>A 77dB SNDR, 4MHz MASH <math>\Delta\Sigma</math> Modulator with a Second-Stage Multi-rate VCO-Based Quantizer</b> .....	319
<i>Samira Zali Asl, Saurabh Saxena, Pavan Kumar Hanumolu, Kartikeya Mayaram, Terri S. Fiez</i>	
<b>A 16MHz BW 75dB DR CT <math>\Delta\Sigma</math> ADC Compensated for More Than One Cycle Excess Loop Delay</b> .....	323
<i>Vikas Singh, Nagendra Krishnapura, Shanthi Pavan, Baradwaj Vignraham, Nimit Nigania, Debasish Behera</i>	
<b>A 3.6GS/s, 15mW, 50dB SNDR, 28MHz Bandwidth RF <math>\Delta\Sigma</math> ADC with a FoM of 1pJ/bit in 130nm CMOS</b> .....	327
<i>Ahmed Ashry, Hassan Aboushady</i>	

## **SESSION 12 - SINGLE CHIP ARCHITECTURES FOR SENSING AND SIGNAL PROCESSING**

<b>A 45nm CMOS Neuromorphic Chip with a Scalable Architecture for Learning in Networks of Spiking Neurons</b> .....	331
<i>Jae-Sun Seo, Bernard Brezzo, Yong Liu, Benjamin D. Parker, Steven K. Esser, Robert K. Montoye, Bipin Rajendran, José A. Tierno, Leland Chang, Dharmendra S. Modha, Daniel J. Friedman</i>	
<b>A Digital Neurosynaptic Core Using Embedded Crossbar Memory with 45pJ per Spike in 45nm</b> .....	335
<i>Paul Merolla, John Arthur, Filipp Akopyan, Nabil Imam, Rajit Manohar, Dharmendra S. Modha</i>	
<b>Smart Integrated Temperature Sensor - Mixed-Signal Circuits and Systems in 32-nm and Beyond</b> .....	339
<i>Y. William Li, Hasnain Lakdawala</i>	
<b>ReSSP: A 5.877 TOPS/W Reconfigurable Smart-Camera Stream Processor</b> .....	347
<i>Wei-Kai Chan, Yu-Hsiang Tseng, Pei-Kuei Tsung, Tzu-Der Chuang, Yi-Min Tsai, Wei-Yin Chen, Liang-Gee Chen, Shao-Yi Chien</i>	
<b>3.6-GHz 0.2-mW/ch/GHz 65-nm Cross-Correlator for Synthetic Aperture Radiometry</b> .....	351
<i>E. Ryman, A. Emrich, S. Andersson, J. Riesbeck, L. Svensson, P. Larsson-Edefors</i>	

## **SESSION 13 (FORUM 2) – EVOLUTION OF CLOCKS**

<b>Understanding the Antikythera Mechanism</b> .....	355
<i>Tom Malzbender</i>	
<b>Timing Inaccuracy of Clocks</b> .....	356
<i>Ali Hajimiri</i>	

<b>Frequency Reference Challenges - A Systemic View</b> .....	357
<i>Harmeet Bhugra</i>	

### **SESSION 14 - VCOS, QUADRATURE VCOS, PLLS AND ALL DIGITAL PLLS**

<b>A Dither-less All Digital PLL for Cellular Transmitters</b> .....	358
<i>L. Vercesi, L. Fanori, F. De Bernardinis, A. Liscidini, R. Castello</i>	
<b>A 0.5-V, 440-<math>\mu</math>W Frequency Synthesizer for Implantable Medical Devices</b> .....	366
<i>Wu-Hsin Chen, Wing-Fai Loke, Gabriel J. Thompson, Byunghoo Jung</i>	
<b>A 4-GHz All Digital Fractional-N PLL with Low- Power TDC and Big Phase-Error Compensation</b> .....	370
<i>Ja-Yol Lee, Mi-Jeong Park, Byonghoon Mhin, Seong-Do Kim, Moon-Yang Park, Hyunku Yu</i>	
<b>A Quadrature LO Generator Using Bidirectionally-Coupled Oscillators for 60-GHz Applications</b> .....	374
<i>Mohammad Hekmat, David K. Su, Bruce A. Wooley</i>	
<b>A 0.6V Quadrature VCO With Optimized Capacitive Coupling for Phase Noise Reduction</b> .....	378
<i>Feng Zhao, Fa Foster Dai</i>	
<b>A Combined VCO and Divide-by-Two for Low-Voltage Low-Power 1.6 GHz Quadrature Signal Generation</b> .....	382
<i>Shen Wang, Dong Sam Ha, Beomsup Kim, Vipul Chawla</i>	

### **SESSION 15 - PHASE-LOCKED LOOP AND ANALOG TECHNIQUES**

<b>A 2.2GHz PLL Using a Phase-Frequency Detector with an Auxiliary Sub-Sampling Phase Detector for In-Band Noise Suppression</b> .....	386
<i>Chun-Wei Hsu, Karthik Tripurari, Shih-An Yu, Peter R. Kinget</i>	
<b>A Fractional-N Frequency Synthesizer Using High-OSR Delta-Sigma Modulator and Nested-PLL</b> .....	390
<i>Pyoungwon Park, Dongmin Park, Seonghwan Cho</i>	
<b>A Sub-100<math>\mu</math>W 2GHz Differential Colpitts CMOS/FBAR VCO</b> .....	394
<i>Jianlei Shi, Brian P. Otis</i>	
<b>A 60mW 1.15mA/Channel Class-G Stereo Headphone Driver with 111dB DR and 120dB PSRR</b> .....	398
<i>Sherif Galal, Hui Zheng, Khaled Abdelfattah, Vinay Chandrasekhar, Iuri Mehr, Alex Jianzhong Chen, John Platenak, Nir Matalon, Todd L. Brooks</i>	
<b>A Multi-GHz Area-Efficient Comparator with Dynamic Offset Cancellation</b> .....	402
<i>Lingkai Kong, Yue Lu, Elad Alon</i>	
<b>Zero-Pole Modulation and Demodulation for Noise Reduction in Charge Amplifiers</b> .....	406
<i>Nasrin Jaffari, Katelijn Vleugels, Bruce A. Wooley</i>	

### **SESSION 16 - EMBEDDED MEMORY TRENDS**

<b>Device-Conscious Circuit Designs for 0.5-V High- Speed Memory-Rich Nanoscale CMOS LSIs</b> .....	410
<i>Akira Kotabe, Kiyoo Itoh, Riichiro Takemura, Ryuta Tsuchiya, Masashi Horiguchi</i>	
<b>Dynamic Stability in Minimum Operating Voltage <math>V_{min}</math> for Single-port and Dual-port SRAMs</b> .....	417
<i>Y. Tsukamoto, T. Kida, T. Yamaki, Y. Ishii, K. Nii, K. Tanaka, S. Tanaka, Y. Kihara</i>	
<b>Characterization of SRAM Sense Amplifier Input Offset for Yield Prediction in 28nm CMOS</b> .....	421
<i>Mohamed H. Abu-Rahma, Ying Chen, Wing Sy, Wee Ling Ong, Leon Yeow Ting, Sei Seung Yoon, Michael Han, Esin Terzioğlu</i>	
<b>Design Challenges for Prototypical and Emerging Memory Concepts Relying on Resistance Switching</b> .....	425
<i>Ch. Muller, D. Deleruyelle, O. Ginez, J-M. Portal, M. Bocquet</i>	
<b>A 28 nm 50% Power Reduced 2T Mask ROM with 0.72 ns Read Access Time Using Column Source Bias</b> .....	432
<i>Y. Umemoto, K. Nii, J. Ishikawa, K. Okamoto, K. Mori, K. Yanagisawa</i>	
<b>Improved Circuits for Microchip Identification Using SRAM Mismatch</b> .....	436
<i>Srivatsan Chellappa, Aritra Dey, Lawrence T. Clark</i>	

### **POSTER SESSION**

<b>A Low-Power and Low-Noise 21~29 GHz Ultra-Wideband Receiver Front-End in 0.18 <math>\mu</math>m CMOS Technology</b> .....	440
<i>Sheng-Li Huang, Yo-Sheng Lin, Jen-How Lee</i>	

<b>A 2GHz Digital PLL, with Temperature Lock Range of -40°C to 125°C, in 45nm CMOS</b> .....	444
<i>Biman Chattopadhyay, Anant S Kamath, Satyasai Evani, Karthik Subburaj</i>	
<b>Indirect Phase Noise Sensing for Self-Healing Voltage Controlled Oscillators</b> .....	448
<i>S. Yaldiz, V. Calayir, X. Li, L. Pileggi, A. S. Natarajan, M. A. Ferriss, J. Tierno</i>	
<b>An At-speed Self-testable Technique for the High Speed Domino Adder</b> .....	452
<i>Yu-Shun Wang, Min-Han Hsieh, Chia-Ming Liu, Chi-Wei Liu, James C.-M. Li, Charlie Chung-Ping Chen</i>	
<b>A 95dB SNDR Audio <math>\Delta\Sigma</math> Modulator in 65nm CMOS</b> .....	456
<i>L. Liu, D. Li, Y. Ye, L. Chen, Z. Wang</i>	
<b>A Fully Integrated CMOS Nanoscale Biosensor Microarray</b> .....	460
<i>Lei Zhang, Xiangqing He, Yan Wang, Zhiping Yu</i>	
<b>A Passive UHF Tag for RFID-based Train Axle Temperature Measurement System</b> .....	464
<i>Jianqin Qian, Chun Zhang, Liji Wu, Xijin Zhao, Dingguo Wei, Zhihao Jiang, Yuhui He</i>	
<b>A 48-mW, 12-bit, 150-MS/s Pipelined ADC with Digital Calibration in 65nm CMOS</b> .....	468
<i>Bei Peng, Guanzhong Huang, Hao Li, Peiyuan Wan, Pingfen Lin</i>	
<b>Statistical <math>V_{TH}</math> Shift Variation Self-Convergence Scheme Using Near Threshold <math>V_{WL}</math> Injection for Local Electron Injected Asymmetric Pass Gate Transistor SRAM</b> .....	472
<i>Kousuke Miyaji, Yasuhiro Shinozuka, Shinji Miyano, Ken Takeuchi</i>	
<b>A Fully-integrated Optical Duobinary Transceiver in a 130nm SOI CMOS Technology</b> .....	476
<i>James F. Buckwalter, Joohwa Kim, Xuezhe Zheng, Guoliang Li, Kannan Raj, Ashok Krishnamoorthy</i>	
<b>Electrically-Driven Retargeting for Nanoscale Layouts</b> .....	480
<i>Shayak Banerjee, Kanak B. Agarwal, Sani R. Nassif</i>	
<b>A Partial Tree Vector Quantizer Dynamic Element Matching Technique for Audio <math>\Delta-\Sigma</math> Converters</b> .....	484
<i>Emmanuel Hardy, Hassan Ihs, Christian Dufaza, Stéphane Meillère, Rachid Bouchakour</i>	
<b>5 Gbps BPSK CMOS Transmitter with On-Chip Antenna Using Gaussian Monocycle Pulses</b> .....	488
<i>S. Kubota, N. Sasaki, M. Hafiz, A. Toya, T. Kikkawa</i>	
<b>Amorphous Silicon Current Steering Digital to Analog Converter</b> .....	492
<i>Aritra Dey, David R. Allee</i>	
<b>A 65nm CMOS Self-Terminated Open-Drain IDAC Line Driver Suitable for Fast Ethernet Applications</b> .....	496
<i>Joseph Aziz, Ark-Chew Wong, Andrew Chen, Derek Tam</i>	
<b>A High-PSR LDO Using a Feedforward Supply-Noise Cancellation Technique</b> .....	500
<i>Bangda Yang, Brian Drost, Sachin Rao, Pavan Kumar Hanumolu</i>	
<b>A Time-domain Latch Interpolation Technique for Low Power Flash ADCs</b> .....	504
<i>Jong-In Kim, Wan Kim, Barosaim Sung, Seung-Tak Ryu</i>	
<b>Low-Power Block-Level Instantaneous Comparison 7T SRAM for Dual Modular Redundancy</b> .....	508
<i>Shunsuke Okumura, Yohei Nakata, Koji Yanagida, Yuki Kagiya, Shusuke Yoshimoto, Hiroshi Kawaguchi, Masahiko Yoshimoto</i>	
<b>A 40 nm 144 mW VLSI Processor for Realtime 60 kWord Continuous Speech Recognition</b> .....	512
<i>Guangji He, Takanobu Sugahara, Tsuyoshi Fujinaga, Yuki Miyamoto, Hiroki Noguchi, Shintaro Izumi, Hiroshi Kawaguchi, Masahiko Yoshimoto</i>	
<b>A Non-Coherent Versatile DPSK Receiver for High Channel-Density Neural Prosthesis</b> .....	516
<i>Le Zheng, Kuanfu Chen, Wentai Liu</i>	
<b>Performance, Metastability and Soft-Error Robustness Tradeoffs for Flip-Flops in 40nm CMOS</b> .....	520
<i>David Rennie, David Li, Manoj Sachdev, Bharat Bhuvra, Srikanth Jagannathan, Shijie Wen, Rick Wong</i>	

## **SESSION 18 - MM WAVE CIRCUITS AND SYSTEMS**

<b>Circuit Technologies for mm-Wave Wireless Systems on Silicon</b> .....	524
<i>John R. Long, Y. Zhao, Y. Jin, W. Wu, M. Spirito</i>	
<b>A 76-81GHZ Transmitter with 10dBm Output Power at 125°C for Automotive Radar in 65nm Bulk CMOS</b> .....	532
<i>Kun-Hin To, Vishal P. Trivedi</i>	
<b>A 2.9-dB Noise Figure, Q-Band Millimeter-Wave CMOS SOI LNA</b> .....	536
<i>Mehmet Parlak, James F. Buckwalter</i>	
<b>A High Gain 107 GHz Amplifier in 130 nm CMOS</b> .....	540
<i>Omeed Momeni, Ehsan Afshari</i>	
<b>Double-Balanced 130-180 GHz Passive and Balanced 145-165 GHz Active Mixers in 45 nm CMOS</b> .....	544
<i>Ozgur Inac, Andy Fung, Gabriel M. Rebeiz</i>	
<b>60GHz Low-Loss Compact Phase Shifters Using A Transformer-Based Hybrid in 65nm CMOS</b> .....	548
<i>Maryam Tabesh, Amin Arbabian, Ali Niknejad</i>	

## **SESSION 19 - NYQUIST A/D**

<b>A 0.5V 1KS/s 2.5nW 8.52-ENOB 6.8fJ/Conversion- Step SAR ADC for Biomedical Applications .....</b>	<b>552</b>
<i>Tsung-Che Lu, Lan-Da Van, Chi-Sheng Lin, Chun-Ming Huang</i>	
<b>A 0.7V 810<math>\mu</math>W 10b 30MS/s Comparator-Based Two-Step Pipelined ADC.....</b>	<b>556</b>
<i>Ho-Young Lee, David Gubbins, Bumha Lee, Un-Ku Moon</i>	
<b>A 450 MS/s 10-bit Time-Interleaved Zero-Crossing Based ADC .....</b>	<b>560</b>
<i>J. Chu, H.-S. Lee</i>	
<b>A 40-mW 7-bit 2.2-GS/s Time-Interleaved Subranging ADC for Low-Power Gigabit Wireless Communications in 65-nm CMOS .....</b>	<b>564</b>
<i>I-Ning Ku, Zhiwei Xu, Yen-Cheng Kuan, Yen-Hsiang Wang, Mau-Chung Frank Chang</i>	

## **SESSION 20 - ENHANCED SIMULATION TECHNIQUES**

<b>High-Dimensional Statistical Modeling and Analysis of Custom Integrated Circuits .....</b>	<b>568</b>
<i>Trent McConaghy</i>	
<b>Fast and Accurate Event-Driven Simulation of Mixed-Signal Systems with Data Supplementation .....</b>	<b>576</b>
<i>Myeong-Jae Park, Hanseok Kim, Minbok Lee, Jaeha Kim</i>	
<b>Enhanced Sensitivity Computation for BEM Based Capacitance Extraction Using the Schur Complement Technique .....</b>	<b>580</b>
<i>Yu Bi, Simon De Graaf, Nick Van Der Meijs</i>	
<b>Power Gating Implementation for Noise Mitigation with Body-Tied Triple-Well Structure .....</b>	<b>584</b>
<i>Yasumichi Takai, Masanori Hashimoto, Takao Onoye</i>	
<b>Exploration of On-Chip Switched-Capacitor DC-DC Converter for Multicore Processors Using a Distributed Power Delivery Network.....</b>	<b>588</b>
<i>Pingqiang Zhou, Dong Jiao, Chris H. Kim, Sachin S. Sapatnekar</i>	

## **SESSION 21 - POWER MANAGEMENT**

<b>A 90nm Data Flow Processor Demonstrating Fine Grained DVS for Energy Efficient Operation from 0.25V to 1.2V .....</b>	<b>592</b>
<i>Y. Shakhsheer, S. Khanna, K. Craig, S. Arrabi, J. Lach, B. H. Calhoun</i>	
<b>An Integrated Four-Phase Buck Converter Delivering 1A/mm<sup>2</sup> with 700ps Controller Delay and Network-on-Chip Load in 45-nm SOI .....</b>	<b>596</b>
<i>N. Sturcken, M. Petracca, S. Warren, L. P. Carloni, A. V. Peterchev, K. L. Shepard</i>	
<b>A Wide-Range DC/DC Converter with 2<sup>nd</sup> Order Digital Compensation and Direct Battery Connection in 40nm CMOS.....</b>	<b>600</b>
<i>Justin Shi, Ying-Chih Hsu, Eric Soenen, Alan Roth, Justin Gaither</i>	
<b>An 80% Peak Efficiency, 0.84mW Sleep Power Consumption, Fully-Integrated DC-DC Converter with Buck/LDO Mode Control .....</b>	<b>604</b>
<i>Xiaohan Gong, Jinhua Ni, Zhiliang Hong, Bill Liu</i>	
<b>Perturbation On-time (POT) Control and Inhibit Time Control (ITC) in Suppression of THD of Power Factor Correction (PFC) Design.....</b>	<b>608</b>
<i>Jen-Chieh Tsai, Chi-Lin Chen, Yi-Ting Chen, Chia-Lung Ni, Chun-Yen Chen, Ke-Horng Chen, Chih-Jen Chen, Heng-Lin Pan</i>	
<b>A Reconfigurable 2x / 2.5x / 3x / 4x SC DC-DC Regulator for Enhancing Area and Power Efficiencies in Transcutaneous Power Transmission .....</b>	<b>612</b>
<i>Xiwen Zhang, Hoi Lee</i>	
<b>A Near-Zero Cross-Regulation Single-Inductor Bipolar-Output (SIBO) Converter with an Active-Energy-Correlation Control for Driving Cholesteric-LCD.....</b>	<b>616</b>
<i>Yu-Huei Lee, Ming-Yan Fan, Wei-Chung Chen, Ke-Horng Chen, Sheng-Fa Liu, Pao-Hsien Chiu, Sandy Chen, Chun-Yu Shen, Ming-Ta Hsieh, Huai-An Li</i>	
<b>Author Index</b>	