

7th International Symposium on Advanced Gate Stack Technology 2010

**Albany, New York, USA
29 September - 1 October 2010**

ISBN: 978-1-61839-380-7

Printed from e-media with permission by:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571



Some format issues inherent in the e-media version may also appear in this print version.

Copyright© (2010) by SEMATECH
All rights reserved.

Printed by Curran Associates, Inc. (2012)

For permission requests, please contact SEMATECH
at the address below.

SEMATECH
2706 Montopolis Drive
Austin, Texas 78741

Phone: (512) 356-3500
Fax: (512) 356-7848

www.sematech.org

Additional copies of this publication are available from:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: 845-758-0400
Fax: 845-758-2634
Email: curran@proceedings.com
Web: www.proceedings.com

7th International Symposium on Advanced Gate Stack Technology

September 29 - October 1, 2010

Albany, NY

Peering into Moore's Crystal Ball: Transistor Scaling Beyond the 15nm node	Kelin Kuhn, Intel	1
Electrical Characterization of the III-V and Oxide Interface	Suman Datta, PennStateUniversity	24
Effects of InGaAs Surface Nitridation on InGaAs MOS Interface Properties	Shinichi Takagi, University of Tokyo	37
Scaling FETs to 10 nm: Coulomb Effects, Source Starvation, and Virtual Source	Massimo Fischetti, Univeristy of Texas at Dallas	48
DFT MD of Defect Passivation by Oxides on III-V and Ge Surfaces	Andrew Kummel, University of California, San Diego	59
Quantification of Trap State Densities at High-k/III-V Interfaces	Susanne Stemmer, Univ of California, Santa Barbara	66
III-V Gate Stacks on III-V: New Experimental Results	Serge Oktyabrsky, University at Albany	78
III-V on Si for VLSI	Richard Hill, SEMATECH	89
Metal Gate / High-k Reliability Characterization: From Research to Development and Manufacturing	Andres Kerber, GLOBALFOUNDRIES	97
Understanding of Post-Breakdown Reliability of High-k Gate Dielectric Stacks Using Physical Analysis Techniques	Kin Leong Pey, Singapore University of Technology and Design	113
Defect Depth Profiling of Gate Dielectric - Some Controversial Points	Kin Wah (Charles) Cheung, NIST	133
III-V Gate Stack Electrical Characterization	Thomas Hoffmann , IMEC	145
RRAM Technology From an Industrial Perspective	In-Gyu Baek , Samsung	161
Charge Trap Memories and 3D Approaches	Gabriel Molas, CEA-LETI	172
A Survey of Cross Point Phase Change Memory Technologies	DerChang Kau, Intel Corporation	188
Recent Advancements in Spin-Torque Switching for High-Density MRAM	John Slaughter, Everspin	202
STT MRAM with High Thermal Stability	Bernard Diény, SPINTEC	212

<u>Status and Challenges for Non-Volatile Spin-Transfer Torque RAM (STT-RAM)</u>	Mohamad Krounbi, Grandis	223
<u>Progress in Metal Oxide RRAM</u>	David Gilmer, SEMATECH	237
<u>Electrical and Reliability Characteristics of RRAM for Cross-point Memory Applications</u>	Hyunsang Hwang, Gwangju Institute of Science and Technology (GIST), KOREA	247
<u>Investigation of RRAM Devices for Radiation Harden Applications</u>	Wei Wang, University at Albany	263
<u>Basics of RRAM based on transition metal oxides</u>	Hisashi Shima, Nanodevice Innovation Research Center	277
<u>Oxides / Metals for Spin Based Nanoelectronics</u>	Kang Wang, University of California, Los Angeles	290
<u>Magneto-Electric Coupling at Oxide Interfaces</u>	Alex Demkov, University of Texas at Austin	312
<u>Tunnel FET Gate-Stack Characterization</u>	Alan Seabaugh, University of Notre Dame	331