

# **7th Annual SEMATECH Symposium Japan 2011**

**Tokyo, Japan  
22 June 2011**

**ISBN: 978-1-61839-385-2**

**Printed from e-media with permission by:**

Curran Associates, Inc.  
57 Morehouse Lane  
Red Hook, NY 12571



**Some format issues inherent in the e-media version may also appear in this print version.**

Copyright© (2011) by SEMATECH  
All rights reserved.

Printed by Curran Associates, Inc. (2012)

For permission requests, please contact SEMATECH  
at the address below.

SEMATECH  
2706 Montopolis Drive  
Austin, Texas 78741

Phone: (512) 356-3500  
Fax: (512) 356-7848

[www.sematech.org](http://www.sematech.org)

**Additional copies of this publication are available from:**

Curran Associates, Inc.  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: 845-758-0400  
Fax: 845-758-2634  
Email: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

# TABLE OF CONTENTS

## **PLENARY SESSION**

<b>Technology and Manufacturing Innovations: New SEMATECH Initiatives</b> .....	1
<i>Daniel Armbrust</i>	
<b>Supply Chain Management in Electronics Industry</b> .....	39
<i>Akira Minamikawa</i>	
<b>More than Moore or More Moore: A SWOT Analysis</b> .....	68
<i>G. Dan Hutcheson</i>	

## **PUSHING THE PATTERNING LIMITS: ADVANCES IN EUV LITHOGRAPHY**

<b>EUVL Development at SEMATECH</b> .....	100
<i>Bryan Rice</i>	
<b>EUV Photoresist Development</b> .....	122
<i>Shinji Tarutani</i>	
<b>EUVL Mask: Progress and Challenges</b> .....	148
<i>Naoya Hayashi</i>	
<b>EUV LDP Sources: Status and Roadmap</b> .....	161
<i>Kunihiko Kasama</i>	
<b>EUV Resist Development at TOK</b> .....	183
<i>Jun Iwashita</i>	
<b>EUV Lithography into Production at Chipmakers: Update on ASML's NXE Platform</b> .....	199
<i>Junji Miyazaki</i>	
<b>The EUV Puzzle</b> .....	N/A
<i>Gilroy Vandentop</i>	

## **CMOS SCALING: IT'S A 3D WORLD!**

<b>Development of 32nm CMOS and Recent Trends for Beyond 32nm</b> .....	220
<i>Masaaki Niwa</i>	
<b>Towards 3-dimensional CMOS Scaling</b> .....	274
<i>Kah-Wee Ang</i>	
<b>3D CMOS Devices - Why Do We Need Them and Challenges</b> .....	N/A
<i>Tetsuo Endoh</i>	
<b>High Mobility Ge Devices as Alternative to Si</b> .....	318
<i>Akira Toriumi</i>	
<b>III-V CMOS</b> .....	344
<i>R. Hill, C. Park, W. Loh, J. Barnett, J. Huang, J. Oh, N. Goel, C. Hobbs, P. Kirsch, R. Jammy</i>	

## **ACCELERATING MOMENTUM: INNOVATION AND COLLABORATION IN THE 450 MM TRANSITION**

<b>450 mm: Progress, Plans, and Strategy</b> .....	379
<i>Tom Abell</i>	
<b>450 mm Wafer Handling / Carrier Development</b> .....	N/A
<i>Poshin Lee</i>	
<b>Bare Wafer Particle Inspection for 450 mm</b> .....	N/A
<i>Kazunori Nemoto</i>	
<b>450 mm LPCVD Equipment Preparedness and Process Readiness of Eugene Technology</b> .....	405
<i>Scott Youn</i>	
<b>450 mm Scalability of Plasma-enhanced CVD and ALD</b> .....	421
<i>Nobuyoshi Kobayashi</i>	

## **SAFE AND ROBUST QUALIFICATIONS: INTELLIGENT STATISTICAL METHODS**

<b>Intelligent Statistical Methods for Safer and More Robust Qualifications</b> .....	436
<i>Wayne J. Levin</i>	

## **REALIZING THE POTENTIAL: DRIVING 3D INTO MAINSTREAM MANUFACTURING**

<b>Overview of ITRI's TSV Technology</b> .....	513
<i>M. J. Tsai</i>	
<b>3D TSV Interconnects – SEMATECH</b> .....	552
<i>Sitaram Arkalgud</i>	
<b>TSV Wafer Thinning</b> .....	565
<i>Eiichi Yamamoto</i>	
<b>Current Status of Packaging Materials for 3D Integration</b> .....	N/A
<i>Hitoshi Kawaguchi</i>	
<b>Low-Temperature Homo/Heterogeneous Bonding in Ambient Air for Future 3D-TSV</b> .....	588
<i>Akitsu Shigetou</i>	
<b>3D Enablement Center</b> .....	598
<i>Larry Smith</i>	

## **EMERGING TECHNOLOGIES: IT'S A SMART, DENSE, FUNCTIONAL WORLD!**

<b>Non-charge Storage Resistive Memory: How It Works</b> .....	617
<i>Gennadi Bersuker</i>	
<b>Recent Advances and Prospects in ReRAM Technology: Smart Electronics Application of Functional Oxides</b> .....	640
<i>Hiro Akinaga</i>	
<b>CMOS Scaling Beyond FinFETs: Nanowires and TFETs</b> .....	662
<i>Chris Hobbs, Wei-Yip Loh, Kerem Akarvardar, Paul Kirsch, Raj Jammy</i>	
<b>Functional NEMS</b> .....	693
<i>Elad Alon, Tsu-Jae King Liu, Vladimir Stojanovic, Dejan Markovi?, Chanro Park, Rinus Lee, Wei-Yip Loh</i>	

## **THE INDUSTRY'S ENABLER: PERSPECTIVES ON METROLOGY CHALLENGES**

<b>Metrology Program Overview</b> .....	713
<i>Phil Bryson</i>	
<b>Toshiba Top 5 Metrology Perspectives</b> .....	N/A
<i>Yuuichiro Yamazaki</i>	
<b>Fujitsu Top 5 Metrology Perspectives</b> .....	725
<i>Eiichi Kawamura</i>	
<b>SEMATECH 3D Interconnect Top 5 Metrology Challenges</b> .....	739
<i>Larry Smith</i>	
<b>SEMATECH Lithography Top 5 Metrology Challenges</b> .....	755
<i>Bryan Rice</i>	
<b>SEMATECH FEP Top 5 Metrology Challenges</b> .....	766
<i>Kah-Wee Ang</i>	
<b>Panel Discussion: Supplier Community Perspectives on These Challenges</b> .....	N/A
<i>Takeshi Kato, Kazuhiko Omote, DongSub Choi</i>	

## **COLLABORATION IN MANUFACTURING: THE DIFFUSION OF INNOVATION**

<b>The Diffusion of Innovation</b> .....	781
<i>Sanjay Rajguru</i>	
<b>ISMI's Latest Initiative: The Mature Technology Fab Program</b> .....	791
<i>Moritaka Nakamura</i>	
<b>Equipment Productivity Forums: Collaboration for Equipment Productivity Gains</b> .....	815
<i>Boyd Finlay</i>	
<b>ESH Focus on Manufacturing</b> .....	830
<i>Steve Trammell</i>	
<b>Prognostics and Health Management (PHM) in Semiconductor Manufacturing</b> .....	858
<i>David Stark</i>	
<b>Author Index</b>	