SEMATECH Surface Preparation and Cleaning Conference 2011

Austin, Texas, USA
21-23 March 2011

ISBN: 978-1-61839-388-3

Printed from e-media with permission by:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571

Some format issues inherent in the e-media version may also appear in this print version.

Copyright© (2011) by SEMATECH
All rights reserved.

Printed by Curran Associates, Inc. (2012)

For permission requests, please contact SEMATECH
at the address below.

SEMATECH
2706 Montopolis Drive
Austin, Texas 78741

Phone: (512) 356-3500
Fax: (512) 356-7848

www.sematech.org

Additional copies of this publication are available from:

Curran Associates, Inc.
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: 845-758-0400
Fax: 845-758-2634
Email: curran@proceedings.com
Web: www.proceedings.com

SEMATECH Surface Preparation and Cleaning Conference

March 21-23, 2011
Austin, TX

Index of Presentations and Posters

Wet Cleaning Technology Innovation	Soichi Nadahara, Semiconductor Equipment Company	1
CMOS Scaling: An Energy Crisis and an Opportunity for Innovation	Wei-Yip Loh, SEMATECH	17
Surface cleaning and passivation for direct wafer bonded III-V materials	Michael J. Jackson, UCLA	25
Siconi Low Temperature Dry Integrated Preclean For Epi	Manish Hemkare, Applied Materials	N/A
Identification and quantification of FOUP molecular contaminants inducing defects in integrated circuit manufacturing	T.Q. Nguyen, STMicroelectronics/CEA-LETI	37
Layer by Layer Etching of CVD Graphene	W.S. Lim, Sungkyunkwan University	45
Metal Oxide RRAM Materials Development and Integration	David Gilmer, SEMATECH	53
Review of Corrosion Inhibition Technologies Used in Cleaning Applications for IC Manufacture	D.W. Peters, Confluense.com	67
A Combinatorial Approach to Electrical Qualification of Advanced Post Dielectric Etch Cleaning Chemistries	Trace Q. Hurd, ATMI	81
The Behavior of TiFxMetallic Polymer	Byoung-Yong Gwak, Samsung	88

Title	Author	Page
3D TSV & the Next Semiconductor Revolution	Roger Quon, SEMATECH	99
Back End of Line Cleaning of Post Etch Residues Using Deep Eutectic Solvents	S. Raghavan, University of Arizona, Tucson	117
Determination of Fluoride Concentration on Aluminum Bondpads using Liquid Phase Extraction Ion Chromatography	D. Martin Knotter, NXP	126
Development of TMAH based cleaning solution for the application of post-Cu CMP cleaning	Y. Nagendra Prasad, Hanyang University	134
Emerging ESH Regulations Affecting the Semiconductor Industry	Steve Trammell, ISMI	143
Challenges of Wet Processing in Solar PV: Some New Examples	Steven Verhaverbeke, Applied Materials	155
Evaluation of Different Wafer Cleaning Processes before Thermal Oxidation	Anamaria Moldovan, Fraunhofer	170
CHARACTERIZATION OF GAS CLUSTER FOR CLEANING APPLICATION	Hoomi Choi, SAINT	181
450 mm Wafer Wet Cleaning for Particle and Metals Removal - Early Challenges	Tom Abell, ISMI	189
In Situ and Real--Time Monitoring during Cleaning, Rinsing, and Drying of Micro—and Nano--Structures	Jun Yan, University of Arizona	198
Maintaining Consistent Conductivity (Assay) of Degassed Hydrofluoric Acid	Allan Upham, IBM	206
Selective wet etching for sub-22 nm nodeY	Y. Le Tiec, CEA-LETI	212
Infrastructure Collaboration: accelerating scaling for the next technology node	David Chan, SEMATECH	220

Study of E-Beam Effects on the Adhesion of the Nanoparticles on EUV Patterned Masks and Blanks	Aron Cepler, SEMATECH	235
Direct measurement of process window for removal sub 100nm particles on EUV masks by Scanning Probe Microscopy	Takeya Shimomura, DNP	247
Surface Haze as a Novel Metric for Etch Quality on Unpatterned Wafers	B. Donehoo, Intel	255

Posters

Sulfuric Ozone Mixture (SOM) on Single Clean Tool for 65nm FEoL Post Ash Clean Production	Xia Jun, UMC	266
Dry etching of SiO2with HF/H2O in supercritical CO2	Kwon Taek Lim, PNU	272
Surface Modification of Low-k Porous Films by Silylation and UV-Curing	R.F. Reidy, University of North Texas	280
Investigation of TXRF Calibration with Picoliter Deposition Arrays	Chris Sparks, SVTC	287
Strategies for Reducing Costs of Semiconductor Surface Preparation Processes	John Bubel, Avantor	295
Laser Edge Cleaning Process and System	Kenneth Harte, UV TECH Systems	303
Requirements for 10 nm Filters Intended for sub 28 nm Technology Node Surface Cleaning Processes	Barry Gotlinsky, Pall Microelectronics	311
Thermal Wafer for Batch Tool and Potential Optimization	Allan Upham, IBM	319
Application of a 15 nm Pore Size Filter for EUV Mask Cleaning	J. Andrews, Entegris	324

Title	Author	Page
Investigation of Metal Contamination in Cleaning Baths for PV Processes	Antje Oltersdorf, Fraunhofer	332
SMART SEALING SOLUTIONS FOR HIGH-VOLUME IC PRODUCTION	Dalia Vernikovsky, ASNA	339
Simulation of Megasonic Transducer for Damage-Free Design	Tae-won Seo, SAINT	346
Advanced Ozone for 22nm Photo-resist Removal & Pre-Diffusion cleans	Robert Matthews, Legacy Systems	352
Chemical Mechanical Polishing of III-V Graded Buffer Layer Materials	M.S. Goorsky, UCLA	360